- 您现在的位置：买卖IC网 > PDF目录1924 > IDT82P2828BHG (IDT, Integrated Device Technology Inc)IC LIU T1/J1/E1 28+1CH 640-PBGA PDF资料下载
参数资料
| 型号： | IDT82P2828BHG |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 108/154页 |
| 文件大小： | 0K |
| 描述： | IC LIU T1/J1/E1 28+1CH 640-PBGA |
| 标准包装： | 5 |
| 类型： | 线路接口装置（LIU） |
| 规程： | E1 |
| 电源电压： | 3.13 V ~ 3.47 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 640-BGA 裸露焊盘 |
| 供应商设备封装： | 640-PBGA-EP（31x31） |
| 包装： | 托盘 |
| 其它名称： | 82P2828BHG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页当前第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页
IDT82P2828
28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT
Functional Description
57
February 6, 2009
3.5.8.4 Dual Loopback
Dual Loopback refers to the simultaneous implementation of Remote
Loopback and Digital Loopback. Two kinds of combinations are
supported:
Manual Remote Loopback + Manual Digital Loopback;
Manual Remote Loopback + Automatic Digital Loopback.
Note that when Digital Loopback is active, automatic Remote Loop-
back is unavailable as the pattern detection is within the digital loop.
In Dual Loopback mode, the data stream received from the line side
outputs from the RJA (if enabled), loops to the Waveform Shaper inter-
nally and does not output to the system side. The data stream to be
transmitted from the system side outputs from the TJA (if enabled),
loops to the Decoder (if enabled) internally and does not output to the
line side. LLOS, AIS detection in the receive path monitors the data
stream received from the line side. The BPV/CV, EXZ and pattern detec-
tion in the receive path monitors the digital looped data. The BPV/CV,
EXZ, SLOS, AIS and pattern detection in the transmit path monitors the
data stream input from the system side.
Manual Remote Loopback + Manual Digital Loopback
This combination of Dual Loopback is enabled when both manual
Remote Loopback and manual Digital Loopback are enabled. Manual
Remote Loopback is enabled by the RLP bit (b1, LOOP,...). Manual
Digital Loopback is enabled by the DLP bit (b2, LOOP,...).
In this condition, the priority of the diagnostic facilities in the receive
path is: pattern generation > digital looped data; the priority of the diag-
nostic facilities in the transmit path is: remote looped data > pattern
generation. AIS generation is disabled in both the receive path and the
transmit path.
Refer to Figure-35.
Manual Remote Loopback + Automatic Digital Loopback
This combination of Dual Loopback is enabled when both manual
Remote Loopback and automatic Digital Loopback are enabled. Manual
Remote Loopback is enabled by the RLP bit (b1, LOOP,...). Automatic
Digital Loopback is enabled when the pattern detection is assigned in
the transmit path (i.e., the PD_POS bit (b3, PD,...) is ‘1’) and the
AUTOLP bit (b3, LOOP,...) is ‘1’. The corresponding channel will enter
Digital Loopback when the activate IB code is detected in the transmit
path for more than 5.1 sec.; and will return from Digital Loopback when
the deactivate IB code is detected in the transmit path for more than 5.1
sec. Refer to section Inband Loopback (IB) Detection on page 50 for
details. When automatic Digital Loopback is active, setting the AUTOLP
bit (b3, LOOP,...) back to ‘0’ will also stop automatic Digital Loopback.
The setting of the PD_POS bit (b3, PD,...) should not be changed during
automatic Digital Loopback. The AUTOLP_S bit (b7, STAT0,...) indicates
the automatic Digital Loopback status.
In this condition, the priority of the diagnostic facilities in the receive
path is: pattern generation > digital looped data. AIS generation in both
the receive path and the transmit path, the pattern generation in the
transmit path are disabled.
Refer to Figure-36.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT82P2916BFG | IC LIU T1/E1/J1 16CH SH 484BGA |
| IDT82P5088BBG | IC LIU T1/E1/J1 OCTAL 256PBGA |
| IDT82V2041EPPG | IC LIU T1/J1/E1 1CH 44-TQFP |
| IDT82V2042EPFG | IC LIU T1/J1/E1 2CH SHORT 80TQFP |
| IDT82V2044EPFG | IC LIU T1/E1 QUAD SHORT 128-TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT82P2916 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:16-Channel High-Density T1/E1/J1 Line Interface Unit |
| IDT82P2916BFG | 功能描述:IC LIU T1/E1/J1 16CH SH 484BGA RoHS:是 类别:集成电路 (IC) >> 接口 - 电信 系列:- 产品培训模块:Lead (SnPb) Finish for COTS 产品变化通告:Product Discontinuation 06/Feb/2012 标准包装:750 系列:* |
| IDT82P2916BFG8 | 制造商:Integrated Device Technology Inc 功能描述:IC LIU T1/E1/J1 16CH SH 484BGA |
| IDT82P5088 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Universal Octal T1/E1/J1 LIU with Integrated Clock Adapter |
| IDT82P5088BBBLANK | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Universal Octal T1/E1/J1 LIU with Integrated Clock Adapter |
发布紧急采购，3分钟左右您将得到回复。