- 您现在的位置：买卖IC网 > PDF目录1924 > IDT82P2828BHG (IDT, Integrated Device Technology Inc)IC LIU T1/J1/E1 28+1CH 640-PBGA PDF资料下载
参数资料
| 型号： | IDT82P2828BHG |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 77/154页 |
| 文件大小： | 0K |
| 描述： | IC LIU T1/J1/E1 28+1CH 640-PBGA |
| 标准包装： | 5 |
| 类型： | 线路接口装置（LIU） |
| 规程： | E1 |
| 电源电压： | 3.13 V ~ 3.47 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 640-BGA 裸露焊盘 |
| 供应商设备封装： | 640-PBGA-EP（31x31） |
| 包装： | 托盘 |
| 其它名称： | 82P2828BHG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页当前第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页
IDT82P2828
28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT
Functional Description
29
February 6, 2009
3
FUNCTIONAL DESCRIPTION
3.1
T1 / E1 / J1 MODE SELECTION
The IDT82P2828 can be configured to T1/J1 mode or E1 mode
globally or on a per-channel basis. The configuration is determined by
the TEHWE pin, the TEHW pin and the T1E1 bit (b0, CHCF,...). Refer to
Table-1 for details of the operation mode selection.
3.2
RECEIVE PATH
3.2.1
RX TERMINATION
The receive line interface supports Receive Differential mode and
Receive Single Ended mode, as selected by the R_SING bit (b3,
RCF0,...). In Receive Differential mode, both RTIPn and RRINGn are
used to receive signal from the line side. In Receive Single Ended mode,
only RTIPn is used to receive signal.
In Receive Differential mode, the line interface can be connected
with T1 100
, J1 110 or E1 120 twisted pair cable or E1 75
coaxial cable. In Receiver Single Ended mode, the line interface can
only be connected with 75
coaxial cable.
The receive impedance matching is realized by using internal imped-
ance matching or external impedance matching for each channel in
different applications.
3.2.1.1 Receive Differential Mode
In Receive Differential mode, three kinds of impedance matching are
supported: Fully Internal Impedance Matching, Partially Internal Imped-
ance Matching and External Impedance Matching. Figure-7 shows an
overview of how these Impedance Matching modes are switched.
Fully Internal Impedance Matching circuit uses an internal program-
mable resistor (IM) only and does not use an external resistor. This
configuration saves external components and supports 1:1 Hitless
Protection Switching (HPS) applications without relays. Refer to
Partially Internal Impedance Matching circuit consists of an internal
programmable resistor (IM) and a value-fixed 120
external resistor
(Rr). Compared with Fully Internal Impedance Matching, this configura-
tion provides considerable savings in power dissipation of the device.
For example, In E1 120
PRBS mode, the power savings would be
0.75 W. For power savings in other modes, please refer to Chapter 8
External Impedance Matching circuit uses an external resistor (Rr)
only.
Figure-7 Switch between Impedance Matching Modes
To support some particular applications, such as hot-swap or Hitless
Protection Switch (HPS) hot-switchover, RTIPn/RRINGn must be forced
to enter high impedance state (i.e., External Impedance Matching). For
hot-swap, RTIPn/RRINGn must be always held in high impedance state
during /after power up; for HPS hot-switchover, RTIPn/RRINGn must
enter high impedance state immediately after switchover. Though each
channel can be individually configured to External Impedance Matching
through register access, it is too slow for hitless switch. Therefore, a
hardware pin - RIM - is provided to globally control the high impedance
for all 29 receivers.
Table-1 Operation Mode Selection
Global Programming
Per-Channel Programming
TEHWE Pin
Open
Low
TEHW Pin
Open
Low
(The configuration of this pin is ignored)
T1E1 Bit
(The configuration of this bit is ignored).
0
1
Operation Mode
T1/J1
E1
T1/J1
E1
IM
RTIP
RRING
RIN
R_TERM2
1 0
0 1
Receive
path
R_TERM[1:0]
RIM
R120IN
Rr = 120
相关PDF资料 |
PDF描述 |
|---|---|
| IDT82P2916BFG | IC LIU T1/E1/J1 16CH SH 484BGA |
| IDT82P5088BBG | IC LIU T1/E1/J1 OCTAL 256PBGA |
| IDT82V2041EPPG | IC LIU T1/J1/E1 1CH 44-TQFP |
| IDT82V2042EPFG | IC LIU T1/J1/E1 2CH SHORT 80TQFP |
| IDT82V2044EPFG | IC LIU T1/E1 QUAD SHORT 128-TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT82P2916 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:16-Channel High-Density T1/E1/J1 Line Interface Unit |
| IDT82P2916BFG | 功能描述:IC LIU T1/E1/J1 16CH SH 484BGA RoHS:是 类别:集成电路 (IC) >> 接口 - 电信 系列:- 产品培训模块:Lead (SnPb) Finish for COTS 产品变化通告:Product Discontinuation 06/Feb/2012 标准包装:750 系列:* |
| IDT82P2916BFG8 | 制造商:Integrated Device Technology Inc 功能描述:IC LIU T1/E1/J1 16CH SH 484BGA |
| IDT82P5088 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Universal Octal T1/E1/J1 LIU with Integrated Clock Adapter |
| IDT82P5088BBBLANK | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Universal Octal T1/E1/J1 LIU with Integrated Clock Adapter |
发布紧急采购，3分钟左右您将得到回复。