收藏本站
参数资料
型号： IDT82P2828BHG
厂商： IDT, Integrated Device Technology Inc
文件页数： 83/154页
文件大小： 0K
描述： IC LIU T1/J1/E1 28+1CH 640-PBGA
标准包装： 5
类型： 线路接口装置（LIU）
规程： E1
电源电压： 3.13 V ~ 3.47 V
安装类型： 表面贴装
封装/外壳： 640-BGA 裸露焊盘
供应商设备封装： 640-PBGA-EP（31x31）
包装： 托盘
其它名称： 82P2828BHG
IDT82P2828
28(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT
Functional Description
34
February 6, 2009
3.2.7
RECEIVER POWER DOWN
Set the R_OFF bit (b5, RCF0,...) to ‘1’ will power down the corre-
sponding receiver.
In this way, the corresponding receive circuit is turned off and the
RTIPn/RRINGn pins are forced to High-Z state. The pins on receive
system interface (including RDn/RDPn, RDNn/RMFn, RCLKn/RMFn)
will be in High-Z state if the RHZ bit (b6, RCF0,...) is ‘1’ or in low level if
the RHZ bit (b6, RCF0,...) is ‘0’.
After clearing the R_OFF bit (b5, RCF0,...), it will take 1 ms for the
receiver to achieve steady state, i.e., to return to the previous configura-
tion and performance.
3.3
TRANSMIT PATH
3.3.1
TRANSMIT SYSTEM INTERFACE
The data from the system side is input to the device in three modes:
Single Rail NRZ Format mode, Dual Rail NRZ Format mode and Dual
Rail RZ Format mode, as selected by the T_MD[1:0] bits (b1~0,
TCF1,...).
If data is input on TDn in NRZ format and a 1.544 MHz (in T1/J1
mode) or 2.048 MHz (in E1 mode) clock is input on TCLKn, the transmit
system interface is in Single Rail NRZ Format mode. In this mode, the
data is encoded and sampled on the active edge of TCLKn. TMFn is
updated on the active edge of TCLKn and can be selected to indicate
PRBS/ARB, SAIS, TOC, TLOS or SEXZ. Refer to Section 3.5.7.2 TMFn
Indication for the description of TMFn.
If data is input on TDPn and TDNn in NRZ format and a 1.544 MHz
(in T1/J1 mode) or 2.048 MHz (in E1 mode) clock is input on TCLKn, the
transmit system interface is in Dual Rail NRZ Format mode. In this
mode, the data is pre-encoded and sampled on the active edge of
TCLKn.
If data is input on TDPn and TDNn in RZ format and no transmit
clock is input, the transmit system interface is in Dual Rail RZ Format
mode. In this mode, the data is pre-encoded. TMFn can be selected to
indicate PRBS/ARB, SAIS, TOC, TLOS, SEXZ, SBPV, SEXZ + SBPV or
SLOS. Refer to Section 3.5.7.2 TMFn Indication for the description of
TMFn. The Tx Clock Recovery block is used to recover the clock signal
from the data input on TDPn and TDNn. Refer to Section 3.3.2 Tx Clock
Recovery.
Table-4 summarizes the multiplex pin used in different transmit
system interface.
相关PDF资料
PDF描述
IDT82P2916BFG IC LIU T1/E1/J1 16CH SH 484BGA
IDT82P5088BBG IC LIU T1/E1/J1 OCTAL 256PBGA
IDT82V2041EPPG IC LIU T1/J1/E1 1CH 44-TQFP
IDT82V2042EPFG IC LIU T1/J1/E1 2CH SHORT 80TQFP
IDT82V2044EPFG IC LIU T1/E1 QUAD SHORT 128-TQFP
相关代理商/技术参数
参数描述
IDT82P2916 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:16-Channel High-Density T1/E1/J1 Line Interface Unit
IDT82P2916BFG 功能描述:IC LIU T1/E1/J1 16CH SH 484BGA RoHS:是 类别:集成电路 (IC) >> 接口 - 电信 系列:- 产品培训模块:Lead (SnPb) Finish for COTS 产品变化通告:Product Discontinuation 06/Feb/2012 标准包装:750 系列:*
IDT82P2916BFG8 制造商:Integrated Device Technology Inc 功能描述:IC LIU T1/E1/J1 16CH SH 484BGA
IDT82P5088 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Universal Octal T1/E1/J1 LIU with Integrated Clock Adapter
IDT82P5088BBBLANK 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Universal Octal T1/E1/J1 LIU with Integrated Clock Adapter
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*