- 您现在的位置：买卖IC网 > PDF目录4578 > IDT88P8344BHGI (IDT, Integrated Device Technology Inc)IC SPI3-SPI4 EXCHANGE 820-PBGA PDF资料下载
参数资料
| 型号： | IDT88P8344BHGI |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 15/98页 |
| 文件大小： | 0K |
| 描述： | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| 标准包装： | 24 |
| 系列： | * |
| 其它名称： | 88P8344BHGI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页
22
IDT88P8344 SPI EXCHANGE 4 x SPI-3 TO SPI-4
INDUSTRIALTEMPERATURERANGE
APRIL 10, 2006
3.3 Microprocessor interface
- Parallel microprocessor interface
8 bit data bus for parallel operation
Byteaccess
Directaccessedspace
Indirect access space is used for most registers
Read operations to a reserved address or reserved bit fields return 0
Write operations to reserved addresses or bit fields are ignored
- Serial microprocessor interface
CompliancetoMotorolaserialprocessorinterface(SPI)specification
Byteaccess
Directaccessedspace
Indirect access space is used for most registers
Read operations to a reserved address or reserved bit fields return 0
Write operations to reserved addresses or bit fields are ignored
General purpose I/O
Five general purpose I/O pins are provided. The direction is independently
controlledbytheDIR_OUTfieldintheGPIOregister(Table123GPIORegister
(0x20)). The logical level on a pin is controlled by the LEVEL field in the GPIO
register if DIR_OUT=1, or sensed if DIR_OUT=0. The LEVEL bit monitors the
logic level of any bit selected from the indirect access space if MONITOR_EN
is set high. A bit in the indirect access space can be selected for monitoring by
the by the ADDRESS and BIT fields in the GPIO Link table (Table 124, GPIO
Monitor Table (5 entries 0x21-0x25 for GPIO[0] through GPIO[4])).
All GPIO pins must be programmed into or out of monitor mode at the same
time.
Interrupt scheme
Events are captured in interrupt status registers. Interrupt status flags are
cleared by an microprocessor write cycle. A logical one must be written to clear
the flag(s) targeted. A two level interrupt scheme is provided comprising a
primary level and a secondary level.
The primary level identifies the secondary interrupts sources with a pending
interrupt. This information is reflected in the primary interrupt register. Interrupt
status can be enabled by associated flags both in the primary and secondary
level of the interrupt scheme.
Figure 10. Interrupt scheme
6370 drw22
event
enable
&
|
INTB
interrupted status
primary interrupt level
&
captured event
interrupted status
enable
model status
secondary interrupt level
相关PDF资料 |
PDF描述 |
|---|---|
| ESM44DRAS | CONN EDGECARD 88POS R/A .156 SLD |
| ASM28DSAS | CONN EDGECARD 56POS R/A .156 SLD |
| ESC60DRTN-S93 | CONN EDGECARD 120PS DIP .100 SLD |
| ESC60DRTH-S93 | CONN EDGECARD 120PS DIP .100 SLD |
| MIC5232-3.3YML TR | IC REG LDO 3.3V 10MA 6-MLF |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT88P8344BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT89H10T4BG2ZBBC | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBC8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBCG | 功能描述:IC PCI SW 10LANE 4PORT 324BGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:PRECISE™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT89H10T4BG2ZBBCG8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
发布紧急采购，3分钟左右您将得到回复。