- 您现在的位置：买卖IC网 > PDF目录4578 > IDT88P8344BHGI (IDT, Integrated Device Technology Inc)IC SPI3-SPI4 EXCHANGE 820-PBGA PDF资料下载
参数资料
| 型号： | IDT88P8344BHGI |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 33/98页 |
| 文件大小： | 0K |
| 描述： | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| 标准包装： | 24 |
| 系列： | * |
| 其它名称： | 88P8344BHGI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页
39
IDT88P8344 SPI EXCHANGE 4 x SPI-3 TO SPI-4
INDUSTRIALTEMPERATURERANGE
APRIL 10, 2006
6. CLOCK GENERATOR
The device generates clocks from the SPI-4 ingress clock (I_DCLK) or from
the REF_CLK input pin. The clock so selected is used for core functions of the
device, and must be present during reset and thereafter. The selection and
frequency divisors are defined by CK_SEL[3:0] pins as defined in the following
Table 14, CK_SEL[3:0] input pin encoding.
The clock generator provides four clock outputs on the OCLK[3:0] pins,
MCLK for internal use, and SPI-4 data and FIFO status channel egress clocks.
TheOCLK[3:0]clockfrequenciescanbeselectedindependentlyofeachother.
OCLK[3:0] outputs always have a relative output skew of one pll_oclk (refer to
Figure 30 Clock generator) to prevent simultaneous switching when used as
SPI-3 clock sources. Use of the OCLK[3:0] outputs is encouraged for the SPI-
3 clock inputs to reduce system jitter. The frequency is divided according to the
value selected in the clock generator control register shown below. The
OCLK[3:0] pins are separately enabled by setting each associated enable flag
inTable121,Clockgeneratorcontrolregister(Register_offset0x10).Whenan
OCLK[3:0] output is not enabled, it is in a logic low state. MCLK is the internal
processing clock, and is always enabled. Divide options should be selected to
keeptheinternalPLLoutputpll_oclkwithinitsoperatingfrequencyrangeof400
to 800 MHZ. Refer to Table 122, OCLK and MCLK frequency select encoding
for selecting the frequencies of MCLK and OCLKs. Note that divider values
should be chosen so that OCLK[3:0] and MCLK are within their specified
operating range provided in Table 136, OCLK[3:0] clock outputs and MCLK
internal clock .
Duringeitherahardwareorasoftwarereset,theOCLK[3:0]pinsarealllogic
low.Immediatelyfollowingreset,allOCLK[3:0]outputsareactivewiththeoutput
frequencydefinedbypll_oclkdividedbytheinitialvalueintheTable121,Clock
generator control register (Register_offset 0x10).
X 32 PLL
(400-800 MHz)
MUX
I_DCLK
4/8/16
E_DCLK
REF_CLK
2/4/6/8
4
OC
LK
0
OC
LK
1
OC
LK
2
OC
LK
3
MCL
K
pll_oclk
CK_SEL[1:0]
CK_SEL[3:2]
pll_rclk
I_SCLK_T
I_SCLK_L
(80-400 MHz)
(12.5-25 MHz)
(40-133 MHz)
N_
O
C
L
K
0
4
/6/
8/
1
0
N_
O
C
L
K
1
4/
6/
8
/10
N_
O
C
L
K
2
4/
6/
8
/10
N_
O
C
L
K
3
4/
6/
8
/10
N_
MCL
K
4/
6/
8
/10
6370 drw21
(12.5-25 MHz)
CK_SEL[1:0]
Function
00
pll_rclk = REF_CLK
01
pll_rclk = I_DCLK/16
10
pll_rclk = I_DCLK /8
11
pll_rclk = I_DCLK /4
CK_SEL[3:2]
Function
00
E_DCLK = pll_oclk/2
01
E_DCLK = pll_oclk/4
10
E_DCLK = pll_oclk/6
11
E_DCLK = pll_oclk/8
TABLE 14 – CK_SEL[3:0] INPUT PIN ENCODING
Figure 30. Clock generator
相关PDF资料 |
PDF描述 |
|---|---|
| ESM44DRAS | CONN EDGECARD 88POS R/A .156 SLD |
| ASM28DSAS | CONN EDGECARD 56POS R/A .156 SLD |
| ESC60DRTN-S93 | CONN EDGECARD 120PS DIP .100 SLD |
| ESC60DRTH-S93 | CONN EDGECARD 120PS DIP .100 SLD |
| MIC5232-3.3YML TR | IC REG LDO 3.3V 10MA 6-MLF |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT88P8344BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT89H10T4BG2ZBBC | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBC8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBCG | 功能描述:IC PCI SW 10LANE 4PORT 324BGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:PRECISE™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT89H10T4BG2ZBBCG8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
发布紧急采购，3分钟左右您将得到回复。