收藏本站
参数资料
型号： IDT88P8344BHGI
厂商： IDT, Integrated Device Technology Inc
文件页数： 74/98页
文件大小： 0K
描述： IC SPI3-SPI4 EXCHANGE 820-PBGA
标准包装： 24
系列： *
其它名称： 88P8344BHGI
76
IDT88P8344 SPI EXCHANGE 4 x SPI-3 TO SPI-4
INDUSTRIALTEMPERATURERANGE
APRIL 10, 2006
timingregisterisusedtomanuallyalignthephaseofdatalanenbyaddingfrom
0.1 clock cycle to 0.3 clock cycles of delay.
DTCn [1:0]
Usedforadding0.1clockcycleunitsofoutputdelaytoSPI-
4 egress data lane n.
[1:0]=0=No added delay
[1:0]=1=Add 0.1 clock cycle of delay to data lane n
[1:0]=2=Add 0.2 clock cycles of delay to data lane n
[1:0]=3=Add 0.3 clock cycles of delay to data lane n
SPI-4 egress control lane timing register
(Block_base 0x0800 + Register_offset 0x2B)
SPI-4 egress status timing register (Block_base
0x0800 + Register_offset 0x2D)
The SPI-4 egress status clock timing register at Block_base 0x0800 +
Register_offset0x2Ehasreadandwriteaccess.TheSPI-4egressstatusclock
timingregisterisusedtomanuallyalignthephaseoftheSPI-4egressstatusclock
to the status outputs by adding from 0.1 clock cycle to 0.9 clock cycles of delay
tothestatusclockoutput.Notethattapselectionisnotmonotonicwiththenumber
inbitfield[3:0].TheSCTC[3:0]field isvalidonlyforLVDSstatus,not forLVTTL
status.
SCTC [3:0]
Usedforadding0.1unitintervalsofoutputdelaytotheSPI-
4 egress status clock output.
[3:0]=0=No added delay
[3:0]=1=Add0.1clockcycleofdelaytotheSPI-4egressstatusclock
[3:0]=3=Add0.2clockcyclesofdelay totheSPI-4egressstatusclock
[3:0]=2=Add0.3clockcyclesofdelay totheSPI-4egressstatusclock
[3:0]=7=Add0.4clockcyclesofdelay totheSPI-4egressstatusclock
[3:0]=6=Add0.5clockcyclesofdelay totheSPI-4egressstatusclock
[3:0]=4=Add0.6clockcyclesofdelay totheSPI-4egressstatusclock
[3:0]=5=Add0.7clockcyclesofdelay totheSPI-4egressstatusclock
[3:0]=F=Add0.8clockcyclesofdelay totheSPI-4egressstatusclock
[3:0]=E=Add0.9clockcyclesofdelay totheSPI-4egressstatusclock
TABLE 115 - SPI-4 EGRESS CONTROL LANE
TIMING REGISTER (REGISTER_OFFSET 0x2B)
Field
Bits
Length
Initial Value
CTLTC[1:0]
1:0
2
0
TABLE 116 - SPI-4 EGRESS DATA CLOCK TIMING
REGISTER(REGISTER_OFFSET0x2C)
Field
Bits
Length
Initial Value
DCTC[3:0]
3:0
4
0
TheSPI-4egresscontrollanetimingregisteratBlock_base0x0800hasread
and write access. The SPI-4 egress control lane timing register is used to
manually align the phase of the control lane by adding from 0.1 clock cycle to
0.3 clock cycles of delay.
CTLTC [1:0]
Usedforadding0.1clockcycleunitsofoutputdelaytothe
SPI-4 egress control output.
[1:0]=0=No added delay
[1:0]=1=Add 0.1 clock cycle of delay to the control output
[1:0]=2=Add 0.2 clock cycles of delay to the control output
[1:0]=3=Add 0.3 clock cycles of delay to the control output
SPI-4 egress data clock timing register
(Block_base 0x0800 + Register_offset 0x2C)
TABLE 117 - SPI-4 EGRESS STATUS TIMING
REGISTER (REGISTER_OFFSET 0x2D)
Field
Bits
Length
Initial Value
STC0[1:0]
1:0
2
0
STC1[1:0]
3:2
2
0
TABLE 118 - SPI-4 EGRESS STATUS CLOCK TIM-
ING REGISTER (REGISTER_OFFSET 0x2E)
Field
Bits
Length
Initial Value
SCTC[3:0]
3:0
4
0
TheSPI-4egressstatustimingregisteratBlock_base0x0800+Register_offset
0x2Dhasreadandwriteaccess.TheSPI-4egressstatustiming registerisused
to manually align the phase of the status lane n by adding from 0.1 clock cycle
to 0.3 clock cycles of delay. The STC0[1:0] and STC0[1:0] fields are valid only
for LVDS status, not for LVTTL status.
STCn [1:0]
Usedforadding0.1clockcycleunitsofoutputdelaytoSPI-
4 egress status lane n.
[1:0]=0=No added delay
[1:0]=1=Add 0.1 clock cycle of delay to status lane n
[1:0]=2=Add 0.2 clock cycles of delay to status lane n
[1:0]=3=Add 0.3 clock cycles of delay to status lane n
SPI-4 egress status clock timing register
(Block_base 0x0800 + Register_offset 0x2E)
The SPI-4 egress data clock timing control register at Block_base 0x0800
has read and write access. The SPI-4 egress data clock timing control register
is used to manually align the phase of the SPI-4 egress data clock to the data
and control lanes by adding from 0.1 clock cycle to 0.9 clock cycles of delay to
the data clock output. Note that tap selection is not monotonic with the number
in bit field [3:0].
DCTC [3:0]
Used for adding 0.1 clock cycle units of output delay to the
SPI-4 egress data clock.
[3:0]=0=No added delay
[3:0]=1=Add 0.1 clock cycle of delay to the SPI-4 egress data clock
[3:0]=3=Add 0.2 clock cycles of delay to the SPI-4 egress data clock
[3:0]=2=Add 0.3 clock cycles of delay to the SPI-4 egress data clock
[3:0]=7=Add 0.4 clock cycles of delay to the SPI-4 egress data clock
[3:0]=6=Add 0.5 clock cycles of delay to the SPI-4 egress data clock
[3:0]=4=Add 0.6 clock cycles of delay to the SPI-4 egress data clock
[3:0]=5=Add 0.7 clock cycles of delay to the SPI-4 egress data clock
[3:0]=F=Add 0.8 clock cyclesof delay to the SPI-4 egressdataclock
[3:0]=E=Add0.9clockcyclesofdelaytotheSPI-4egressdataclock
相关PDF资料
PDF描述
ESM44DRAS CONN EDGECARD 88POS R/A .156 SLD
ASM28DSAS CONN EDGECARD 56POS R/A .156 SLD
ESC60DRTN-S93 CONN EDGECARD 120PS DIP .100 SLD
ESC60DRTH-S93 CONN EDGECARD 120PS DIP .100 SLD
MIC5232-3.3YML TR IC REG LDO 3.3V 10MA 6-MLF
相关代理商/技术参数
参数描述
IDT88P8344BHI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装
IDT89H10T4BG2ZBBC 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA
IDT89H10T4BG2ZBBC8 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA
IDT89H10T4BG2ZBBCG 功能描述:IC PCI SW 10LANE 4PORT 324BGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:PRECISE™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装
IDT89H10T4BG2ZBBCG8 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*