- 您现在的位置：买卖IC网 > PDF目录4578 > IDT88P8344BHGI (IDT, Integrated Device Technology Inc)IC SPI3-SPI4 EXCHANGE 820-PBGA PDF资料下载
参数资料
| 型号： | IDT88P8344BHGI |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 61/98页 |
| 文件大小： | 0K |
| 描述： | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| 标准包装： | 24 |
| 系列： | * |
| 其它名称： | 88P8344BHGI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页当前第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页
64
IDT88P8344 SPI EXCHANGE 4 x SPI-3 TO SPI-4
INDUSTRIALTEMPERATURERANGE
APRIL 10, 2006
9.3.7 Block base 0x1000 registers
SPI-3 ingress packet length configuration register
(Block_base 0x1000 + Register_offset 0x00-0x3F)
TABLE 72 - SPI-3 INGRESS PACKET LENGTH
CONFIGURATIONREGISTER
Field
Bits
Length
Initial Value
MIN_LENGTH
7:0
8
0x40
Reserved
15:8
8
0x00
MAX_LENGTH
29:16
14
0x5EE
Reserved
30:31
2
0x0
There is one set of SPI-3 ingress packet length configuration registers per
SPI-3 ingress interface. Each SPI-3 ingress interface has 64 registers, one for
eachoftheallowedLIDssupportedperSPI-3interface.Eachregisterhasread
and write access. The minimum and maximum packet lengths per LID are
provisioned using the SPI-3 ingress packet length configuration register. The
bit fields of a SPI-3 ingress packet length configuration register are described.
MIN_LENGTH
SPI-3 ingress minimum packet length. The minimum
packetlengthisprogrammedfrom0to255bytes.Theresolutionoftheminimum
packet length is one byte.
MAX_LENGTH SPI-3 ingress maximum packet length. The maximum
packet length is programmed from 0 to 16,383 bytes. The resolution of the
maximum packet length is one byte.
9.3.8 Block base 0x1100 registers
SPI-4 egress port descriptor table (Block_base
0x1100 + Register_offset 0x00-0x3F)
TABLE 73 - SPI-4 EGRESS PORT DESCRIPTOR
TABLE (64 ENTRIES)
Field
Bits
Length
Initial Value
MAX_BURST_H
3:0
4
0xF
MAX_BURST_S
7:4
4
0xF
DIRECTION
9:8
2
0x3
Reserved
31:10
22
0x000
There are four sets of SPI-4 egress port descriptor tables, one per SPI-3
interface. The minimum and maximum SPI-4 egress burst lengths per LID are
provisioned using a SPI-4 egress port descriptor table. Each SPI-4 egress port
descriptor table has read and write access. The bit fields of a SPI-4 egress port
descriptor table are described. These fields need to be programmed only for
SPI-4 egress (DIRECTION=0 in Table 74-SPI-4 egress direction code
assignment).
MAX_BURST_H
SPI-4 egress per-LID burst length when the attached
device has declared hungry through the FIFO status channel. The number in
the MAX_BURST_H field is taken to mean that one more than that number
multipliedby16isthemaximumhungryburstlength.Forexample,programming
thenumber3intotheMAX_BURST_Hfieldresultsinamaximumhungryburst
size of (3 + 1) x 16 = 64 bytes.
MAX_BURST_S
SPI-4 egress per-LID burst length when the attached
device has declared starving through the FIFO status channel. The number in
the MAX_BURST_S field is taken to mean that one more than that number
multiplied by 16 is the maximum starving burst length. For example, program-
mingthenumber7intotheMAX_BURST_Sfieldresultsinamaximumstarving
burst size of (7 + 1) x 16 = 128 bytes. The MAX_BURST_S field should not be
set to less than the MAX_BURST_H field.
DIRECTION
TheSPI-4egresstrafficcanbecapturedbythemicropro-
cessor, directed to a SPI-3 egress port, to the SPI-4 egress port, or discarded.
The Path selection is defined for each of the 64 LIDs by the associated
DIRECTION field as shown in the following table.
DIRECTION
Path
00
SPI-4
01
AssociatedSPI-3
10
Capture to microprocessor
11
Discard
TABLE 74 - SPI-4 EGRESS DIRECTION CODE
ASSIGNMENT
9.3.9 Block base 0x1200 registers
SPI-3 ingress port descriptor tables (Block_base
0x1200 + Register_offset 0x00-0x3F)
TABLE 75 - SPI-3 INGRESS PORT DESCRIPTOR
TABLE (BLOCK_BASE 0x1200 +
REGISTER_OFFSET 0X00-0X3F)
Field
Bits
Length
Initial Value
M
8:0
9
0x000
Reserved
15:9
7
0x00
Reserved
20:16
5
0x00
Reserved
23:21
3
0x0
FREE_SEGMENT
28:24
5
0x00
Reserved
31:29
3
0x0
There is one set of 64 SPI-3 ingress port descriptor tables per SPI-3 ingress
interface. The SPI-3 ingress port descriptor tables are at Block_base 0x1200
+ Register_offset 0x00-0x3F and have read and write access. Each SPI-3
ingress interface has 64 table entries for per-LID provisioning of M and
FREE_SEGMENT fields. The SPI-3 ingress port descriptor tables are used to
control the amount of buffering and the free segment backpressure threshold
of the available buffer segment pool for a SPI-3 ingress on a per-LID basis.
Each SPI-3 buffer segment pool is 128 Kbytes, divided into 508 segments
of 256 bytes per segment. These 508 segments are shared among the LIDs
initiallyprogrammedintotheNR_LIDfields.ASPI-3ingressLIDcanbeallocated
themaximumnumberofsegmentsoutoftheavailablebuffersegments,orcan
be programmed to fewer segments by decreasing the M field.
The FREE_SEGMENT field is used, along with the M field, to set the free
segment backpressure threshold for a LID on a SPI-3 ingress.
M
Thenumberof256-bytebufferpoolsegmentsonaSPI-3ingressport
allocated to a LID. The range of M is 0x000 to 0x1FC (508 base 10), but can
not exceed the number set by the choice of NR_LID [Block_base 0x1300 +
Register_offset0x00].
相关PDF资料 |
PDF描述 |
|---|---|
| ESM44DRAS | CONN EDGECARD 88POS R/A .156 SLD |
| ASM28DSAS | CONN EDGECARD 56POS R/A .156 SLD |
| ESC60DRTN-S93 | CONN EDGECARD 120PS DIP .100 SLD |
| ESC60DRTH-S93 | CONN EDGECARD 120PS DIP .100 SLD |
| MIC5232-3.3YML TR | IC REG LDO 3.3V 10MA 6-MLF |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT88P8344BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT89H10T4BG2ZBBC | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBC8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBCG | 功能描述:IC PCI SW 10LANE 4PORT 324BGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:PRECISE™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT89H10T4BG2ZBBCG8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
发布紧急采购，3分钟左右您将得到回复。