参数资料
型号: M393B5273CH0-CK0
元件分类: DRAM
英文描述: 512M X 72 MULTI DEVICE DRAM MODULE, 0.225 ns, DMA240
封装: HALOGEN FREE AND ROHS COMPLIANT, DIMM-240
文件页数: 3/58页
文件大小: 1982K
代理商: M393B5273CH0-CK0
datasheet
DDR3 SDRAM
Rev. 1.0
Registered DIMM
- 11 -
10. Function Block Diagram:
10.1 2GB, 256Mx72 Module (Populated as 1 rank of x8 DDR3 SDRAMs)
A0
Thermal sensor with SPD
A1 A2
SA0 SA1 SA2
SCL
SDA
DQS8
DM8/DQS17
DQS17
CB[7:0]
DQS
TDQS
DQ[7:0]
D8
CS RA
S
CA
S
WE CK
CK
E
ODT
A
[N:0]/B
A[N:0
]
ZQ
RS
0A
RR
AS
A
RC
AS
A
RW
E
A
PC
K0
A
PC
K0
A
RC
LE
0A
RODT0
A
A[N
:0
]A
/BA
[N:0]
A
DQS3
DM3/DQS12
DQS12
DQ[31:24]
DQS
TDQS
DQ[7:0]
D3
CS RA
S
CA
S
WE CK
CK
E
ODT
A[N
:0
]/B
A[N
:0
]
ZQ
DQS2
DM2/DQS11
DQS11
DQ[23:16]
DQS
TDQS
DQ[7:0]
D2
CS RA
S
CA
S
WE CK
CK
E
ODT
A[N
:0
]/B
A[N
:0
]
ZQ
DQS1
DM1/DQS10
DQS10
DQ[15:8]
DQS
TDQS
DQ[7:0]
D1
CS RA
S
CA
S
WE CK
CK
E
ODT
A[N
:0]/B
A[N
:0
]
ZQ
DQS0
DM0/DQS9
DQS9
DQ[7:0]
DQS
TDQS
DQ[7:0]
D0
CS RA
S
CA
S
WE CK
CK
E
ODT
A[
N:
0]/B
A[N
:0
]
ZQ
Vtt
DQS4
DM4/DQS13
DQS13
DQ[39:32]
DQS
TDQS
DQ[7:0]
D4
CS RA
S
CA
S
WE CK CK
CK
E
ODT A
[N:0]/B
A[N:0
]
ZQ
RS
0B
RR
AS
B
RC
AS
B
RW
E
B
PC
K0
B
PC
K0
B
RC
LE
0B
RODT0
B
A[N
:0
]B
/BA
[N:0]
B
DQS5
DM5/DQS14
DQS14
DQ[47:40]
DQS
TDQS
DQ[7:0]
D5
CS RA
S
CA
S
WE CK CK
CK
E
ODT A[N
:0
]/B
A[N
:0
]
ZQ
DQS6
DM6/DQS15
DQS15
DQ[55:48]
DQS
TDQS
DQ[7:0]
D6
CS RA
S
CA
S
WE CK CK
CK
E
ODT A[N
:0
]/B
A[N
:0
]
ZQ
DQS7
DM7/DQS16
DQS16
DQ[63:56]
DQS
TDQS
DQ[7:0]
D7
CS RA
S
CA
S
WE CK CK
CK
E
ODT A[N
:0]/B
A[N
:0
]
ZQ
Vtt
VSS
VDD
D0 - D8
VREFCA
VDDSPD
Serial PD
1:2
R
E
G
I
S
T
E
R
S1*
BA[N:0]
A[N:0]
RAS
CAS
WE
CKE0
CK0
RESET**
PST** : SDRAMs D[8:0]
RS0B-> CS0 : SDRAMs D[7:4]
RBA[N:0]A -> BA[N:0] : SDRAMs D[3:0], D8
RA[N:0]A -> A[N:0] : SDRAMs D[3:0], D8
RRASA -> RAS : SDRAMs D[3:0], D8
RCASA -> CAS : SDRAMs D[3:0], D8
RCKE0A -> CKE0 : SDRAMs D[3:0], D8
ODT0
PAR_IN
RODT0A -> ODT0 : SDRAMs D[3:0], D8
S0*
RS0A-> CS0 : SDRAMs D[3:0], D8
EVENT
VTT
VREFDQ
D0 - D8
NOTE :
1. DQ-to-I/O wiring may be changed within a byte.
2. ZQ resistors are 240 1% For all other resistor values refer to the appropriate wiring
diagram.
RBA[N:0]B -> BA[N:0] : SDRAMs D[7:4]
RA[N:0]B -> A[N:0] : SDRAMs D[7:4]
RRASB -> RAS : SDRAMs D[7:4]
RCASB -> CAS : SDRAMs D[7:4]
RWEA -> WE : SDRAMs D[3:0], D8
RWEB -> WE : SDRAMs D[7:4]
RCKE0B -> CKE0 : SDRAMs D[7:4]
RODT0B -> ODT0 : SDRAMs D[7:4]
PCK0A -> CK : SDRAMs D[3:0], D8
PCK0A -> CK : SDRAMs D[7:4]
PCK0A -> CK : SDRAMs D[3:0], D8
PCK0A -> CK : SDRAMs D[7:4]
Err_out
QERR
RST
CK0
*S[3:2], CKE1, ODT1, CK1 and CK1 are NC
(Unused register inputs ODT1 and CKE1 have a 330 ohm resistor to ground)
相关PDF资料
PDF描述
M393B5773CH0-CK0 256M X 72 MULTI DEVICE DRAM MODULE, 0.225 ns, DMA240
M3950/1529A012 TOGGLE SWITCH, 3PDT, LATCHED, 4A, 28VDC, THROUGH HOLE-STRAIGHT
M83731/2327D110 TOGGLE SWITCH, 3PDT, MOMENTARY, 4A, 28VDC, THROUGH HOLE-STRAIGHT
M3950/1726A110 TOGGLE SWITCH, 3PDT, LATCHED, 4A, 28VDC, THROUGH HOLE-STRAIGHT
M3E-R21ZQXFREQ CRYSTAL OSCILLATOR, CLOCK, 1.5 MHz - 155.52 MHz, PECL OUTPUT
相关代理商/技术参数
参数描述
M393B5273CH0-CK004 制造商:Samsung 功能描述:4GBYTE REGISTERED DIMM, DDR3-1600 - Trays
M393B5273DH-CH9E8 制造商:Samsung Semiconductor 功能描述:4GB 2RX8 PC3-8500R-07-00-B0-D1 - Trays
M393B5670EH1 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:DDR3 SDRAM Memory
M393B5670EH1-CF801 制造商:Samsung Semiconductor 功能描述:2GB DDR3 REGISTERED DIMM, 1066MHZ, - Trays
M393B5670EH1-CH904 制造商:Samsung Semiconductor 功能描述:2GBYTE REGISTERED DIMM,DDR3-1333 - Trays