- 您现在的位置：买卖IC网 > PDF目录16590 > MC13892JVLR2 (Freescale Semiconductor)IC PMU I.MX51/37/35/27 186MAPBGA PDF资料下载
参数资料
| 型号： | MC13892JVLR2 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 101/158页 |
| 文件大小： | 0K |
| 描述： | IC PMU I.MX51/37/35/27 186MAPBGA |
| 标准包装： | 1,000 |
| 应用： | 电池管理，显示器（LED 驱动器），手持/移动设备，电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 186-LFBGA |
| 供应商设备封装： | 186-PBGA（12x12） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页当前第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页
FUNCTIONAL DEVICE OPERATION
ADC SUBSYSTEM
Table 82. ADC Input Specification
Parameter
Source Impedance
Input Buffer Offset
Input Buffer Input Range
Condition
No bypass capacitor at input
Bypass capacitor at input 10 nF
BUFFEN = 1
BUFFEN = 1
Min
–
–
-5.0
0.02
Typ
–
–
–
–
Max
5.0
30
5.0
2.4
Units
kOhm
kOhm
mV
V
When considerably exceeding the maximum input of the ADC at the scaled or unscaled inputs, the reading result will return a
full scale. It has to be noted that this full scale does not necessarily yield a 1023 DEC reading, due to the offsets and calibration
applied. The same applies for when going below the minimum input where the corresponding 0000 DEC reading may not be
returned.
CONTROL
The ADC parameters are programmed by the processors via the SPI. Up to two ADC requests can be queued, and locally
these requests are arbitrated and executed. When a conversion is finished, an interrupt ADCDONEI is generated. The interrupt
can be masked with the ADCDONEM bit.
The ADC can start a series of conversions by a rising edge on the ADTRIG pin or through the SPI programming by setting the
ASC bit. The ASC bit will self clear once the conversions are completed. A rising edge on the ADTRIG pin will automatically make
the ASC bit high during the conversions.
When started, always eight conversions will take place; either 1 for each channel (multiple channel mode, RAND = 0) or eight
times the same channel (single channel mode, bit RAND = 1). In single channel mode, the to be converted channel needs to be
selected with the ADA1[2:0] setting. This setting is not taken into account in multiple channel mode.
In order to perform an auto calibration cycle, a series of ADC conversions is started with ADCCAL = 1. The ADCCAL bit is
cleared automatically at the end of the conversions and an ADCDONEI interrupt is generated. The calibration only needs to be
performed before a first utilization of the ADC after a cold start.
The conversion will begin after a small synchronization error of a few microseconds plus a programmable delay from 1 (default)
to 256 times the 32 kHz equivalent time base by programming the bits ATO[7:0]. This delay cannot be programmed to 0 times
the 32 kHz in order to allow the ADC core to be initialized during the first 32 kHz clock cycle. The ATO delay can also be included
between each of the conversions by setting the ATOX bit.
Once a series of eight A/D conversions is complete, they are stored in a set of eight internal registers and the values can be
read out by software (except when having done an auto calibration cycle). In order to accomplish this, the software must set the
ADA1[2:0] and ADA2[2:0] address bits to indicate which values will be read out. This is set up by two sets of addressing bits to
allow any two readings to be read out from the 8 internal registers. For example, if it is desired to read the conversion values
stored in addresses 2 and 6, the software will need to set ADA1[2:0] to 010 and ADA2[2:0] to 110. A SPI read of the A/D result
register will return the values of the conversions indexed by ADA1[2:0] and ADA2[2:0]. ADD1[9:0] will contain the value indexed
by ADA1[2:0], and ADD2[9:0] will contain the conversion value indexed by ADA2[2:0].
An additional feature allows for automatic incrementing of the ADA1[2:0] and ADA2[2:0] addressing bits. This is enabled with
bits ADINC1 and ADINC2. When these bits are set, the ADA1[2:0] and ADA2[2:0] addressing bits will automatically increment
during subsequent readings of the A/D result register. This allows for rapid reading of the A/D results registers with a minimum
of SPI transactions.
The ADC core can be reset by setting the self clearing ADRESET bit. As a result the internal data and settings will be reset
but the SPI programming or readout results will not. To restart a new ADC conversion after a reset, all ADC SPI control settings
should therefore be reprogrammed.
MC13892
Analog Integrated Circuit Device Data
Freescale Semiconductor
101
相关PDF资料 |
PDF描述 |
|---|---|
| ECM15DTAS | CONN EDGECARD 30POS R/A .156 SLD |
| GBM25DRTN-S13 | CONN EDGECARD 50POS .156 EXTEND |
| AK670M-5-R | CABLE MINI USB 4PIN 5M 1.1 VERS |
| EEM28DSXI | CONN EDGECARD 56POS DIP .156 SLD |
| MC13892JVKR2 | IC PMU I.MX51/37/35/27 139MAPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC13892VK | 功能描述:PMIC 解决方案 PMUIC w/4 buck/12 LDO rg RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC13892VKR2 | 功能描述:PMIC 解决方案 PMUIC w/4 buck/12 LDO rg RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC13892VL | 功能描述:PMIC 解决方案 5/28V BCK/BST PMUIC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC13892VLR2 | 功能描述:PMIC 解决方案 5/28V BCK/BST PMUIC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC1-38RX | 制造商:3M Electronic Products Division 功能描述:NON INSL COPPER SEAMLESS RING TE 制造商:3M Electronic Products Division 功能描述:80610253439 制造商:3M Electronic Products Division 功能描述:80610253439 MC1-38RX S/LOK RING TERMINAL |
发布紧急采购，3分钟左右您将得到回复。