- 您现在的位置：买卖IC网 > PDF目录16590 > MC13892JVLR2 (Freescale Semiconductor)IC PMU I.MX51/37/35/27 186MAPBGA PDF资料下载
参数资料
| 型号： | MC13892JVLR2 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 67/158页 |
| 文件大小： | 0K |
| 描述： | IC PMU I.MX51/37/35/27 186MAPBGA |
| 标准包装： | 1,000 |
| 应用： | 电池管理，显示器（LED 驱动器），手持/移动设备，电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 186-LFBGA |
| 供应商设备封装： | 186-PBGA（12x12） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页当前第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页
FUNCTIONAL DEVICE OPERATION
OPERATING MODES
Table 35. Switcher Control In Memory Hold
SWxMHMODE
0
1
Memory Hold Operational Mode (64)
Off
PFM
Notes
64. For Memory Hold mode, an activated SWx should use the Standby set point as programmed
by SWxSTBY[4:0].
Table 36. Switcher Control In User Off
SWxUOMODE
0
1
User Off Operational Mode (65)
Off
PFM
Notes
65. For User Off mode, an activated SWx should use the Standby set point as programmed by
SWxSTBY[4:0].
POWER GATING SYSTEM
The Low-power Off states are provided to allow faster system booting from two pseudo Off conditions: Memory Hold, which
keeps the external memory powered for self refresh, and User Off, which keeps the processor powered up for state retention.
For reduced current drain in Low-power Off states, parts of the system can benefit from power gating to isolate the minimum
essentials for such operational modes. It is also necessary to ensure that the power budget on backed up domains are within the
capabilities of switchers in PFM mode. An additional benefit of power gating peripheral loads during system startup is to enable
the processor core to complete booting, and begin running software before additional supplies or peripheral devices are powered.
This allows system software to bring up the additional supplies and close power gating switches in the most optimum order, to
avoid problems with supply sequencing or transient current surges. The power gating switch drivers and integrated control are
included for optimizing the system power tree.
The power gate drivers could be used for other general power gating as well. The text herein assumes the standard application
of PWGT1 for core supply power gating and PWGT2 for Memory Hold power gating.
USER OFF POWER GATING
User Off configuration maintains PFM mode switchers on both the processor and external memory power domains.
PWGTDRV1 is provided for power gating peripheral loads sharing the processor core supply domain(s) SW1, and/or SW2, and/
or SW3. In addition, PWGTDRV2 is provided support to power gate peripheral loads on the SW4 supply domain.
In the typical application, SW1, SW2, and SW3 will all be kept active for the processor modules in state retention, and SW4
retained for the external memory in self refresh mode. SW1, SW2, and SW3 power gating FET drive would typically be connected
to PWGTDRV1 (for parallel NMOS switches); SW4 power gating FET drive would typically be connected to PWGTDRV2. When
Low-power Off mode is activated, the power gate drive circuitry will be disabled, turning off the NMOS power gate switches to
isolate the maintained supply domains from any peripheral loading.
The power gate switch driver consist of a fully integrated charge pump (~5.0 V) which provides a low-power output to drive
the gates of external NMOS switches placed between power sources and peripheral loading. The processor core(s) would
typically be connected directly to the SW1 output node so that it can be maintained by SW1, while any circuitry that is not essential
for booting or User Off operation is decoupled via the power gate switch. If multiple power domains are to be controlled together,
power gating NMOS switches can share the PWGT1 gate drive. However, extra gate capacitance may require additional time for
the charge pump gate drive voltage to reach its full value for minimum switch RDS_on.
MC13892
Analog Integrated Circuit Device Data
Freescale Semiconductor
67
相关PDF资料 |
PDF描述 |
|---|---|
| ECM15DTAS | CONN EDGECARD 30POS R/A .156 SLD |
| GBM25DRTN-S13 | CONN EDGECARD 50POS .156 EXTEND |
| AK670M-5-R | CABLE MINI USB 4PIN 5M 1.1 VERS |
| EEM28DSXI | CONN EDGECARD 56POS DIP .156 SLD |
| MC13892JVKR2 | IC PMU I.MX51/37/35/27 139MAPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC13892VK | 功能描述:PMIC 解决方案 PMUIC w/4 buck/12 LDO rg RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC13892VKR2 | 功能描述:PMIC 解决方案 PMUIC w/4 buck/12 LDO rg RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC13892VL | 功能描述:PMIC 解决方案 5/28V BCK/BST PMUIC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC13892VLR2 | 功能描述:PMIC 解决方案 5/28V BCK/BST PMUIC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC1-38RX | 制造商:3M Electronic Products Division 功能描述:NON INSL COPPER SEAMLESS RING TE 制造商:3M Electronic Products Division 功能描述:80610253439 制造商:3M Electronic Products Division 功能描述:80610253439 MC1-38RX S/LOK RING TERMINAL |
发布紧急采购，3分钟左右您将得到回复。