参数资料
型号: MC68MH360VR33LR2
厂商: Freescale Semiconductor
文件页数: 108/158页
文件大小: 0K
描述: IC MPU QUICC 33MHZ 357-PBGA
标准包装: 180
系列: M683xx
处理器类型: M683xx 32-位
速度: 33MHz
电压: 5V
安装类型: 表面贴装
封装/外壳: 357-BBGA
供应商设备封装: 357-PBGA(25x25)
包装: 带卷 (TR)
Chapter 2. QMC Memory Organization
2.4.2.2 TSTATE—Tx Internal State (Transparent Mode)
TSTATE denes the internal transmitter state. The high byte of TSTATE denes the
function code/address type and the Motorola/Intel bit (bit 3) that should always be set to 1.
Figure 2-12 shows the TSTATE register for transparent mode.
Note: For the 68360, the bit numbering is reversed. See Appendix A for more information.
Figure 2-12. TSTATE—Tx Internal State (Transparent Mode)
For the MH360, TSTATE should be host-initialized to 0x3800_0000 before enabling the
channel—function code 8. Table 2-12 describes the TSTATE elds for the MH360 with
boldfaced parameters to be initialized by the user.
For the 860MH, TSTATE should be host-initialized to 0x3000_0000 before enabling the
channel—AT = 0. Note that for the 860MH bit 4 should always be zero as only bits 5–7
map to AT[1–3]. Table 2-13 describes the TSTATE elds for the 860MH with boldfaced
parameters to be initialized by the user.
01234567
0
1
MOT
FC[3–0]/ AT[1–3]
Table 2-12. TSTATE Field Descriptions for MH360 (Transparent Mode)
Field
Name
Description
0–1
0
2—
1
3
MOT
Motorola/Intel bit
0 = The bus format is Intel format (little-endian).
1 = The system bus is considered to be organized in Motorola format (big-endian).
4–7
FC[3–0]
Function code—This eld contains the function code for the transmitter DMA channel for data
buffers in external memory (transmit buffers). Function codes are needed by the memory
controller to decode a correct memory cycle and activate the correct handshaking.
Table 2-13. TSTATE Field Descriptions for 860MH (Transparent Mode)
Field
Name
Description
0–1
0
2—
1
3
MOT
Motorola/Intel bit
0 = The bus format is Intel format (little-endian).
1 = The system bus is considered to be organized in Motorola format (big-endian).
4—
0
5–7
AT[1–3]
Address type—This eld contains the address type for the transmitter DMA channel for data
buffers in external memory (transmit buffers). Address types are needed by the memory
controller to decode a correct memory cycle and activate the correct handshaking.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
MC68MH360VR25LR2 IC MPU QUICC 25MHZ 357-PBGA
MC68MH360VR25L IC MPU QUICC 25MHZ 357-PBGA
MC68MH360CVR25L IC MPU QUICC 25MHZ 357-PBGA
HMC40DTEI CONN EDGECARD 80POS .100 EYELET
FMC50DRAS-S734 CONN EDGECARD 100PS .100 R/A SLD
相关代理商/技术参数
参数描述
MC68MH360ZP25L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
MC68MH360ZP25LR2 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA,FCBGA 供应商设备封装:783-FCPBGA(29x29) 包装:托盘
MC68MH360ZP25VL 功能描述:IC MPU QUICC ETHER 25MHZ 357PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
MC68MH360ZP33K 制造商:Freescale Semiconductor 功能描述:MULTI HDLC QUICC32 - Trays
MC68MH360ZP33L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘