参数资料
型号: MC68MH360VR33LR2
厂商: Freescale Semiconductor
文件页数: 72/158页
文件大小: 0K
描述: IC MPU QUICC 33MHZ 357-PBGA
标准包装: 180
系列: M683xx
处理器类型: M683xx 32-位
速度: 33MHz
电压: 5V
安装类型: 表面贴装
封装/外壳: 357-BBGA
供应商设备封装: 357-PBGA(25x25)
包装: 带卷 (TR)
QMC Supplement
System interface
— On-chip bus arbitration for serial DMAs with no performance penalty
— Efcient bus usage (no bus usage for nonactive channels and active channels that
have nothing to transmit)
— Efcient control of the interrupts to the CPU
— Supports external buffer descriptors table
— Uses on-chip enlarged dual-ported RAM for parameter storage
1.4 The Time Slot Assigner and the QMC
The time slot assigner (TSA) in the MH devices is no different from the other versions. This
section discusses the new possibilities when using the TSA in combination with the QMC.
The QMC protocol can be executed in nonmultiplexed serial interface (NMSI) mode, but
the usual operating mode takes advantage of the programmable time slot assigner,.
A frame synchronization pulse alerts the time slot assigner to start counting clock pulses.
The user programs what bits are routed to the different internal serial channels. The TSA is
an intelligent multiplexer that restarts its sequence on every frame synchronization pulse.
External strobe signals allow other devices that do not have built-in time slot assigner
functions to participate in the TDM interface. This is very useful when interfacing to the
MC68302 or other telecommunication devices like codecs.
The time slot assigner is not limited to standard TDM lines. It is a exible, programmable
device that allows the user to route any combination of bits and bytes to any channel. For
example, the user can transmit 3 bits from SCC2, skip 12 bytes, and then transmit another
17 bits from SCC1. This routing must be programmed into the TSA memory. The
complexity of the routing is limited only by the number of program entries in the TSA.
Ideal for TDM bridging applications, the MC68MH360 and MPC860MH have two
independent time slot assigners and physical interfaces. A complete set of independent
receive and transmit clock signals, as well as independent synchronization signals, are
available for each TDM.
1.5 The Serial Interface (SI)
Functions such as frame synchronization, loopback, echo, and inverted signals are
performed in the serial interface and cannot be achieved in NMSI mode. It is recommended
to use the serial interface even if only one SCC is used for the TDM bus.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
MC68MH360VR25LR2 IC MPU QUICC 25MHZ 357-PBGA
MC68MH360VR25L IC MPU QUICC 25MHZ 357-PBGA
MC68MH360CVR25L IC MPU QUICC 25MHZ 357-PBGA
HMC40DTEI CONN EDGECARD 80POS .100 EYELET
FMC50DRAS-S734 CONN EDGECARD 100PS .100 R/A SLD
相关代理商/技术参数
参数描述
MC68MH360ZP25L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
MC68MH360ZP25LR2 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA,FCBGA 供应商设备封装:783-FCPBGA(29x29) 包装:托盘
MC68MH360ZP25VL 功能描述:IC MPU QUICC ETHER 25MHZ 357PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
MC68MH360ZP33K 制造商:Freescale Semiconductor 功能描述:MULTI HDLC QUICC32 - Trays
MC68MH360ZP33L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘