参数资料
型号: MC68MH360VR33LR2
厂商: Freescale Semiconductor
文件页数: 153/158页
文件大小: 0K
描述: IC MPU QUICC 33MHZ 357-PBGA
标准包装: 180
系列: M683xx
处理器类型: M683xx 32-位
速度: 33MHz
电压: 5V
安装类型: 表面贴装
封装/外壳: 357-BBGA
供应商设备封装: 357-PBGA(25x25)
包装: 带卷 (TR)
QMC Supplement
Step 7: Enable TDM. The TDMs are enabled via the SI global mode register, SIGMR. For
more information on SIGMR programming, see page 7-77 of the MC68360 User’s Manual
and page 16-113 of the MPC860 User’s Manual. See Table 6-3 for SIGMR bit settings.
The following example enables both TDM channels for 32 entries.
SIGMR = 0x0E;
/* enable TDMa, TDMb, each 32 entries, no shadow */
Note that SIGMR[RDM] must be 0b1x if TDMb is used even if TDMa is not enabled.
Step 8. If shadow RAM is used, the SI command register (SICMR) is used to alternate
between normal and shadow RAM routings. For more information on SICMR
programming, see page 7-87 of the MC68360 user’s manual and page 16-122 of the
MPC860 user’s manual.
To enable both the Rx and Tx normal RAM area, use the following command:
SICMR = 0x00;
/* enable Rx and Tx normal RAM */
To enable both the Rx and TX shadow RAM area, use the following command:
SICMR = 0xF0;
/* enable Rx and Tx shadow RAM on both TDMs */
Change this entry dynamically to allow switching between the shadow and normal RAM.
Step 9. Initialize general SCCx mode reg high, GSMR_H (see Table 6-4). For more
information on GSMR programming, see page 7-111 of the MC68360 User’s Manual and
page 16-148 of the MPC860 User’s Manual.
Table 6-3. SIGMR Bit Settings
Name
Number of Bits
Description
Setting
ENB
1
Enable TDMb
System-specic
ENA
1
Enable TDMa
System-specic
RDM
2
RAM division mode
System-specic
Table 6-4. GSMR_H Bit Settings
Name
No. of Bits
Description
Setting
IPR
1
Infrared RX polarity, only on 860MH
X
GDE
1
Glitch detect enable
X
TCRC
2
Transparent CRC
System-specic
REVD
1
Reverse data
0
TRX
1
Transparent receiver
0
TTX
1
Transparent transmitter
0
CDP
1
CD pulse
1
CTSP
1
CTS pulse
1
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
MC68MH360VR25LR2 IC MPU QUICC 25MHZ 357-PBGA
MC68MH360VR25L IC MPU QUICC 25MHZ 357-PBGA
MC68MH360CVR25L IC MPU QUICC 25MHZ 357-PBGA
HMC40DTEI CONN EDGECARD 80POS .100 EYELET
FMC50DRAS-S734 CONN EDGECARD 100PS .100 R/A SLD
相关代理商/技术参数
参数描述
MC68MH360ZP25L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
MC68MH360ZP25LR2 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA,FCBGA 供应商设备封装:783-FCPBGA(29x29) 包装:托盘
MC68MH360ZP25VL 功能描述:IC MPU QUICC ETHER 25MHZ 357PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
MC68MH360ZP33K 制造商:Freescale Semiconductor 功能描述:MULTI HDLC QUICC32 - Trays
MC68MH360ZP33L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘