- 您现在的位置：买卖IC网 > PDF目录4005 > MC68MH360VR33LR2 (Freescale Semiconductor)IC MPU QUICC 33MHZ 357-PBGA PDF资料下载
参数资料
| 型号： | MC68MH360VR33LR2 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 129/158页 |
| 文件大小： | 0K |
| 描述： | IC MPU QUICC 33MHZ 357-PBGA |
| 标准包装： | 180 |
| 系列： | M683xx |
| 处理器类型： | M683xx 32-位 |
| 速度： | 33MHz |
| 电压： | 5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 357-BBGA |
| 供应商设备封装： | 357-PBGA（25x25） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页当前第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页
QMC Supplement
1—
—
2
W
Wrap (nal buffer descriptor in table)
0 This is not the last buffer descriptor in the RxBD table.
1 This is the last buffer descriptor in the RxBD table. After this buffer is used, the CPM receives
incoming data into the rst buffer descriptor in the table (the buffer descriptor pointed to by
RBASE). The number of RxBDs in this table is programmable and is determined only by the
wrap bit and by the space constraints of the dual-ported RAM.
3
I
Interrupt
0 The RXB bit will not be set after this buffer has been used, but RXF operation remains
unaffected.
1 The RXB bit (and/or the RXF bit in HDLC mode) of the interrupt table entry will be set when
this buffer has been used by the HDLC controller. These two bits may cause interrupts (if
enabled).
4
L
Last-in-frame (HDLC mode only)—The HDLC controller sets L when this buffer is the last in a
frame. This implies the receipt of a closing ag or reception of an error, in which case one or more
of the CD, OV, AB, and LG bits are set. The HDLC controller writes the number of frame octets to
the data length eld.
0 This buffer is not the last in a frame.
1 This buffer is the last in a frame.
5
F
First-in-frame—The controller sets this bit when this buffer is the rst in a frame.
0 The buffer is not the rst in a frame.
1 The buffer is the rst in a frame.
6
CM
Continuous Mode
0 Normal operation.
1 The empty bit is not cleared by the CPM after this buffer descriptor is closed, allowing the
associated data buffer to be overwritten automatically when the CPM next accesses this
buffer descriptor. The empty bit is not cleared if an error occurs during reception. The user
must terminate continuous mode by clearing this bit.
7—
—
8
UB
User bit—The CPM never touches, sets, or clears this user-dened bit. The user determines how
this bit is used. For example, it can be used to signal between higher level protocols whether a
buffer has been processed by the CPU.
9—
—
10
LG
Rx frame length violation (HDLC mode only)—A frame length greater than the maximum value
was received in this channel. Only the maximum-allowed number of bytes, MFLR rounded to the
nearest higher longword alignment, are written to the data buffer. This event is recognized as
soon as the MFLR value is exceeded when data is long-word-aligned. When data is not long-
word-aligned, this interrupt occurs when the SDMA writes 32 bits to memory. The worst-case
latency from MFLR violation until detected is 3-byte timings for this channel. When MFLR
violation is detected, the receiver is still receiving even though the data is discarded. The buffer is
closed when a ag is detected, and this is considered to be the closing ag for this buffer. At this
point, LG = 1 and an interrupt may be generated. The length eld for this buffer includes
everything between the opening ag and this last identied ag.
Table 5-1. Receive Buffer Descriptor (RxBD) Field Descriptions (Continued)
Field
Name
Description
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68MH360VR25LR2 | IC MPU QUICC 25MHZ 357-PBGA |
| MC68MH360VR25L | IC MPU QUICC 25MHZ 357-PBGA |
| MC68MH360CVR25L | IC MPU QUICC 25MHZ 357-PBGA |
| HMC40DTEI | CONN EDGECARD 80POS .100 EYELET |
| FMC50DRAS-S734 | CONN EDGECARD 100PS .100 R/A SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68MH360ZP25L | 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| MC68MH360ZP25LR2 | 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA，FCBGA 供应商设备封装:783-FCPBGA（29x29） 包装:托盘 |
| MC68MH360ZP25VL | 功能描述:IC MPU QUICC ETHER 25MHZ 357PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| MC68MH360ZP33K | 制造商:Freescale Semiconductor 功能描述:MULTI HDLC QUICC32 - Trays |
| MC68MH360ZP33L | 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。