参数资料
型号: MC68MH360VR33LR2
厂商: Freescale Semiconductor
文件页数: 132/158页
文件大小: 0K
描述: IC MPU QUICC 33MHZ 357-PBGA
标准包装: 180
系列: M683xx
处理器类型: M683xx 32-位
速度: 33MHz
电压: 5V
安装类型: 表面贴装
封装/外壳: 357-BBGA
供应商设备封装: 357-PBGA(25x25)
包装: 带卷 (TR)
Chapter 5. Buffer Descriptors
5.2 Transmit Buffer Descriptor
Figure 5-3 shows the transmit buffer descriptor.
Notes: Entries in boldface must be initialized by the user.
For the 68360, the bit numbering is reversed. See Appendix A for more information.
Figure 5-3. Transmit Buffer Descriptor (TxBD)
Table 5-2 describes the individual elds of a transmit buffer descriptor. Boldfaced entries
must be initialized by the user.
0123456789
10
11
12
13
14
15
OFFSET + 0
R
WI
L
TC
CM
UB
———
PAD
OFFSET + 2
DATA LENGTH
OFFSET + 4
Tx DATA BUFFER POINTER
OFFSET + 6
Table 5-2. Transmit Buffer Descriptor (TxBD) Field Descriptions
Field
Name
Description
0
R
Ready
0 The data buffer associated with this buffer descriptor is not ready for transmission. The user
can manipulate this buffer descriptor or its associated data buffer. The CPM clears this bit
after the buffer has been transmitted or after an error condition is encountered.
1 The data buffer, which has been prepared for transmission by the user, has not been
transmitted or is being transmitted. If R = 1, the user cannot write to elds of this buffer
descriptor.
1—
2
W
Wrap (nal buffer descriptor in table)
0 This is not the last buffer descriptor in the TxBD table.
1 This is the last descriptor in the Tx buffer descriptor table. After this buffer is used, the CPM
transmits data from the rst buffer descriptor in the table (the buffer descriptor pointed to by
TBASE). The number of TxBDs in this table is programmable and is determined only by the
wrap bit and the overall space constraints of the dual-ported RAM.
3
I
Interrupt
0 No interrupt is generated after this buffer has been serviced.
1 TXB in the circular interrupt table entry is set when the controller services this buffer. This bit
can cause an interrupt (if enabled).
4
L
Last
0 This is not the last buffer in the frame.
1 This is the last buffer in the current frame.
5
TC
Tx CRC (HDLC mode only). This bit is valid only when L = 1; otherwise, it is ignored.
0 Transmit the closing ag after the last data byte. This setting can be used for testing purposes
to send an erroneous CRC after the data.
1 Transmit the CRC sequence after the last data byte.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
MC68MH360VR25LR2 IC MPU QUICC 25MHZ 357-PBGA
MC68MH360VR25L IC MPU QUICC 25MHZ 357-PBGA
MC68MH360CVR25L IC MPU QUICC 25MHZ 357-PBGA
HMC40DTEI CONN EDGECARD 80POS .100 EYELET
FMC50DRAS-S734 CONN EDGECARD 100PS .100 R/A SLD
相关代理商/技术参数
参数描述
MC68MH360ZP25L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
MC68MH360ZP25LR2 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA,FCBGA 供应商设备封装:783-FCPBGA(29x29) 包装:托盘
MC68MH360ZP25VL 功能描述:IC MPU QUICC ETHER 25MHZ 357PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
MC68MH360ZP33K 制造商:Freescale Semiconductor 功能描述:MULTI HDLC QUICC32 - Trays
MC68MH360ZP33L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘