参数资料
型号: MC68MH360VR33LR2
厂商: Freescale Semiconductor
文件页数: 88/158页
文件大小: 0K
描述: IC MPU QUICC 33MHZ 357-PBGA
标准包装: 180
系列: M683xx
处理器类型: M683xx 32-位
速度: 33MHz
电压: 5V
安装类型: 表面贴装
封装/外壳: 357-BBGA
供应商设备封装: 357-PBGA(25x25)
包装: 带卷 (TR)
Chapter 2. QMC Memory Organization
2.1.8 Data Buffer Pointer
As with the standard CPM protocols, the data buffer is addressed by a 32-bit pointer within
the buffer descriptor. This addresses the data received or transmitted from external memory.
2.1.9 Data Buffer
The data buffers in external memory can hold up to 64 Kbytes of data as determined by the
data length in the buffer descriptor.
2.2 Global Multichannel Parameters
The global multichannel parameters reside in the SCC’s parameter RAM page and are
common to all logical channels.
The largest portion of the global area is the time slot assigner tables for the receiver and
transmitter section of the SCC. For 32-channel support, there is one table for Tx and one
for Rx within the parameter RAM. If the connection is split over multiple SCCs, this table
only needs to be present once for multiple SCCs operating in QMC mode. See Section 2.3,
“Multiple SCC Assignment Tables,” for more information. For 64-channel support there is
only space for one table; therefore common Rx and Tx parameters will need to be used
unless one of the TSA tables can be accommodated elsewhere in memory, such as in the
parameter RAM area of another SCC.
The dual-ported RAM is used for the channel-specic area for all SCCs. It is important that
individual time slots are mapped to only one SCC, and that individual logical channels are
separated to avoid contention.
Table 2-1 lists the global parameters. Note that the boldfaced parameters must be initialized
by the user. See Chapter 6, “QMC Initialization,” for more information.
Table 2-1. Global Multichannel Parameters
Offset
to
SCC
Base
Name
Width
(Bits)
Description
00
MCBASE
32
Multichannel base pointer—This host-initialized parameter points to the starting
address of the 64-Kbyte buffer descriptor table in external memory. The
MCBASE is used with the TBASE and RBASE registers in the channel-specic
parameters.
04
QMCSTATE
16
Multichannel controller state (initialize to 0x8000)—Internal QMC state machine
value used by RISC processor for global state denition.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
MC68MH360VR25LR2 IC MPU QUICC 25MHZ 357-PBGA
MC68MH360VR25L IC MPU QUICC 25MHZ 357-PBGA
MC68MH360CVR25L IC MPU QUICC 25MHZ 357-PBGA
HMC40DTEI CONN EDGECARD 80POS .100 EYELET
FMC50DRAS-S734 CONN EDGECARD 100PS .100 R/A SLD
相关代理商/技术参数
参数描述
MC68MH360ZP25L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
MC68MH360ZP25LR2 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA,FCBGA 供应商设备封装:783-FCPBGA(29x29) 包装:托盘
MC68MH360ZP25VL 功能描述:IC MPU QUICC ETHER 25MHZ 357PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
MC68MH360ZP33K 制造商:Freescale Semiconductor 功能描述:MULTI HDLC QUICC32 - Trays
MC68MH360ZP33L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘