- 您现在的位置：买卖IC网 > PDF目录98023 > ML60852A (LAPIS SEMICONDUCTOR CO LTD) UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | ML60852A |
| 厂商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| 封装： | PLASTIC, QFP-44 |
| 文件页数： | 14/82页 |
| 文件大小： | 370K |
| 代理商： | ML60852A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页
FEDL60852A-03
1Semiconductor
ML60852A
20/81
(3) EP0 Transmit packet ready interrupt
This is used mainly during the transmission of a data packet in a control read transfer.
Operation
Source of operation
Description (conditions, responses, etc.)
EP0 Transmit packet ready
interrupt generation
ML60852A
During a control read transfer when the processing has
changed from Setup stage to Data stage, it is necessary for
the local MCU (firmware) to write the data to be transmitted
to the transmit FIFO of EP0. The local MCU must enable
EP0 transmit packet ready interrupt bit (bit D7 of
INTENBL1) to facilitate write operation to EP0TXFIFO. At
this time, an EP0 transmit packet ready interrupt is
generated. The cause of the interrupt is EP0 transmit
packet ready bit (D1 of EP0STAT) being low.
This interrupt will invoke the local MCU (firmware) to
process EP0 transmit operation which will result in sending
packets to the host.
For the second and subsequent packets, in addition to EP0
transmit packet ready interrupt being enabled, before the
interrupt is generated, it is necessary for an ACK response
to come from the host for the packet that has just been
sent.
End of EP0 transmit
packet ready interrupt
Local MCU (firmware)
In the case of EP0 transmission, after one packet of EP0
transmit data has been written in EP0TXFIFO, write a “1”
into the EP0 transmit packet ready bit (bit D1 of EP0STAT).
This puts the ML60852A in a state in which it can transmit
the data (that is, it can transmit the data packet when an IN
token arrives), and the
INTR pin is de-asserted at the same
time.
Even when the number of bytes in the write data is less
than the maximum packet size, it is possible to transmit the
data by writing a “1” into the transmit packet ready status
bit. This makes it possible to transmit a short packet.
相关PDF资料 |
PDF描述 |
|---|---|
| ML63187-XXXGA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP128 |
| ML63193-XXXWA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, UUC128 |
| ML64168-XXX | 4-BIT, MROM, 0.7 MHz, MICROCONTROLLER, UUC80 |
| ML64P168-NGP | 4-BIT, OTPROM, 0.7 MHz, MICROCONTROLLER, PQFP80 |
| ML64P168-NGA | 4-BIT, OTPROM, 0.7 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ML60852ATBZ010 | 功能描述:USB 接口集成电路 12 Mbps; USB Device Controller RoHS:否 制造商:Cypress Semiconductor 产品:USB 2.0 数据速率: 接口类型:SPI 工作电源电压:3.15 V to 3.45 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:WLCSP-20 |
| ML60852ATBZ03A | 制造商:ROHM Semiconductor 功能描述: |
| ML-60-V2/80721 | 制造商:Thomas & Betts 功能描述: |
| ML61 | 制造商:MINILOGIC 制造商全称:MINILOGIC 功能描述:Series Positive Voltage Detector |
| ML61_09 | 制造商:MINILOGIC 制造商全称:MINILOGIC 功能描述:Positive Voltage Detector CMOS Low Power Consumption : Typical 1.0uA at Vin=2.0V |
发布紧急采购，3分钟左右您将得到回复。