- 您现在的位置：买卖IC网 > PDF目录98023 > ML60852A (LAPIS SEMICONDUCTOR CO LTD) UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | ML60852A |
| 厂商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| 封装： | PLASTIC, QFP-44 |
| 文件页数： | 57/82页 |
| 文件大小： | 370K |
| 代理商： | ML60852A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页当前第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页
FEDL60852A-03
1Semiconductor
ML60852A
59/81
EP0 Status Register (EP0STAT)
Address
0 x 60
Type
Bit map
Access type
See below
D7
D6
D5
D4
D3
D2
D1
D0
After a hardware reset
0
0000
00
After a bus reset
0
0000
00
Definition
0
Please note the R/Reset and R/Set notation used above. R/Reset means: the bit field can be
read by the local MCU/and it is Reset (to ‘0’) when a “1” is written to it. The R/Set means: the
bit field can be read by the local MCU/and it is Set (to ‘1’) when a 1 is written to it.
Setup ready:
This bit is set automatically when a setup packet normally arrives in the 8-byte setup register,
and the EP0 Receive FIFO is locked.
If INTENBL1(0) is asserted, the
INTR pin is also asserted automatically when this bit is set.
The local MCU should write a “1” into this bit after reading out the 8-byte setup data.
When this is performed, the setup ready bit is reset and the
INTR pin also is de-asserted.
During a control write transfer, the packet ready bit of EP0 is reset simultaneously and the
lock condition is released, and it becomes possible to receive packets by EP0 during the data
stage. The register will not change even if a “0” is written in this bit.
EP0 transmit packet
ready bit (D1):
The local MCU can read this bit. Writing when D1=1 sets this bit to “1”. The asserting and
de-asserting conditions are described below.
Bit name
Asserting condition
Operation when asserted
EP0 transmit packet ready (D1)
When the local MCU has set this bit
Data can be transmitted from EP0.
Bit name
De-asserting condition
Operation when de-asserted
EP0 transmit packet ready (D1)
1. When an ACK is received from the
host for data transmission
2. When a setup packet is received
EP0 is locked. That is, an NAK is
automatically returned when an IN
token is sent from the host.
EP0 receive packet
ready (R/Reset)
EP0 stage (R)
00 = Default state
01 = Data stage
10 = Data stage completed state
EP0 transmit packet ready
(R/Set)
Setup ready
(R/Reset)
相关PDF资料 |
PDF描述 |
|---|---|
| ML63187-XXXGA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP128 |
| ML63193-XXXWA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, UUC128 |
| ML64168-XXX | 4-BIT, MROM, 0.7 MHz, MICROCONTROLLER, UUC80 |
| ML64P168-NGP | 4-BIT, OTPROM, 0.7 MHz, MICROCONTROLLER, PQFP80 |
| ML64P168-NGA | 4-BIT, OTPROM, 0.7 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ML60852ATBZ010 | 功能描述:USB 接口集成电路 12 Mbps; USB Device Controller RoHS:否 制造商:Cypress Semiconductor 产品:USB 2.0 数据速率: 接口类型:SPI 工作电源电压:3.15 V to 3.45 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:WLCSP-20 |
| ML60852ATBZ03A | 制造商:ROHM Semiconductor 功能描述: |
| ML-60-V2/80721 | 制造商:Thomas & Betts 功能描述: |
| ML61 | 制造商:MINILOGIC 制造商全称:MINILOGIC 功能描述:Series Positive Voltage Detector |
| ML61_09 | 制造商:MINILOGIC 制造商全称:MINILOGIC 功能描述:Positive Voltage Detector CMOS Low Power Consumption : Typical 1.0uA at Vin=2.0V |
发布紧急采购，3分钟左右您将得到回复。