- 您现在的位置：买卖IC网 > PDF目录98023 > ML60852A (LAPIS SEMICONDUCTOR CO LTD) UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | ML60852A |
| 厂商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| 封装： | PLASTIC, QFP-44 |
| 文件页数： | 65/82页 |
| 文件大小： | 370K |
| 代理商： | ML60852A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页当前第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页
FEDL60852A-03
1Semiconductor
ML60852A
67/81
Relationship between the transmit FIFO status, register status of each EP and INTR signal
Note: The following table assumes that the transmit packet ready status bit (D1 of EPnSTAT) is set (to ‘1’)
immediately after writing transmit data to each layer of the EPnFIFO.
Trnsmit FIFO status
Register status of each EP
Packet ready interrupt enable bit = 1
Transmit packet ready control bit = 0
Register status of each EP
Packet ready interrupt enable bit = 1
Transmit packet ready control bit = 1
Both layers are not empty
INTR signal is de-asserted
One layer is empty and
Other layer is not empty
INTR signal is asserted
INTR signal is de-saaerted
Both layers are empty
INTR signal is asserted
* Definition of transmit FIFO “empty”
When one of the following two conditions is satisfied, transmit FIFO is empty.
(1) In the early transmit stage just after the corresponding endpoint configuration, the local MCU has not written a
“1” into the D1 bit of the EPnSTAT register yet.
(2) The transmit data written by the local MCU is transferred to HOST and an ACK signal is returned from HOST.
* When the packet ready interrupt enable bit of the corresponding EP is de-asserted, the INTR signal is de-asserted
irrespective of the status of transmit FIFO.
(When other interrupt factor is generated, the INTR signal is asserted.)
The interrupt factor of the transmit packet ready interrupt can be changed by using the transmit packet ready
control bit.
For instance, if one layer of transmit FIFO is empty and other layer is not empty,
The asserted INTR signal is de-asserted by changing the transmit packet ready control bit to “1” from “0”.
The de-asserted INTR signal is asserted by changing the transmit packet ready control bit to “0” from “1”.
相关PDF资料 |
PDF描述 |
|---|---|
| ML63187-XXXGA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP128 |
| ML63193-XXXWA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, UUC128 |
| ML64168-XXX | 4-BIT, MROM, 0.7 MHz, MICROCONTROLLER, UUC80 |
| ML64P168-NGP | 4-BIT, OTPROM, 0.7 MHz, MICROCONTROLLER, PQFP80 |
| ML64P168-NGA | 4-BIT, OTPROM, 0.7 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ML60852ATBZ010 | 功能描述:USB 接口集成电路 12 Mbps; USB Device Controller RoHS:否 制造商:Cypress Semiconductor 产品:USB 2.0 数据速率: 接口类型:SPI 工作电源电压:3.15 V to 3.45 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:WLCSP-20 |
| ML60852ATBZ03A | 制造商:ROHM Semiconductor 功能描述: |
| ML-60-V2/80721 | 制造商:Thomas & Betts 功能描述: |
| ML61 | 制造商:MINILOGIC 制造商全称:MINILOGIC 功能描述:Series Positive Voltage Detector |
| ML61_09 | 制造商:MINILOGIC 制造商全称:MINILOGIC 功能描述:Positive Voltage Detector CMOS Low Power Consumption : Typical 1.0uA at Vin=2.0V |
发布紧急采购，3分钟左右您将得到回复。