- 您现在的位置：买卖IC网 > PDF目录385639 > MT28F320A18 (Micron Technology, Inc.) FLASH MEMORY PDF资料下载
参数资料
| 型号： | MT28F320A18 |
| 厂商： | Micron Technology, Inc. |
| 英文描述： | FLASH MEMORY |
| 中文描述： | 闪存 |
| 文件页数： | 8/37页 |
| 文件大小： | 558K |
| 代理商： | MT28F320A18 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
2 MEG x 16
1.8V ENHANCED+ BOOT BLOCK FLASH MEMORY
PRELIMINARY
2 Meg x 16, 1.8V Enhanced+ Boot Block Flash Memory
MT28F320A18_3.fm - Rev. 3, Pub. 9/2002
2002, Micron Technology Inc.
8
STATUS REGISTER
The status register allows the user to determine
whether the state of a PROGRAM/ERASE operation is
pending or complete. The status register is monitored
by toggling OE# and CE# by reading the resulting sta-
tus code on I/Os DQ0–DQ7. The high-order I/Os
(DQ8–DQ15) are set to 00h internally, so only the low-
order I/Os (DQ0–DQ7) need to be interpreted.
Register data is updated and latched on the falling
edge of OE# or CE#, whichever occurs last. Latching
the data prevents errors from occurring if the register
input changes during a status register read.
The status register provides the internal state of the
WSM to the external microprocessor. During periods
when the WSM is active, the status register can be
polled to determine the WSM status. Table 8 defines
the status register bits.
After monitoring the status register during a PRO-
GRAM/ERASE operation, the data appearing on DQ0–
DQ7 remains as status register data until a new com-
mand is issued to the CSM. To return the device to
other modes of operation, a new command must be
issued to the CSM.
COMMAND STATE MACHINE
OPERATIONS
The CSM decodes instructions for read array, read
protection configuration register, read query, read sta-
tus register, clear status register, program, erase, erase
suspend, erase resume, erase confirm, program setup,
alternate program setup, program suspend, program
resume, lock block, unlock block and lock down block,
chip protection register program, and chip protection
register lock. The 8-bit command code is input to the
device on DQ0–DQ7 (see Table 3 for CSM codes and
Table 4 for command definitions). During a PROGRAM
or ERASE cycle, the CSM informs the WSM that a PRO-
GRAM or ERASE cycle has been requested. During a
PROGRAM cycle, the WSM controls the program
sequences and the CSM responds to a PROGRAM SUS-
PEND command only. During an ERASE cycle, the
CSM responds to an ERASE SUSPEND command only.
When the WSM has completed its task, the WSM status
bit (SR7) is set to a logic HIGH level and the CSM
responds to the full command set. The CSM stays in
the current command state until the microprocessor
issues another command.
The WSM successfully initiates an ERASE or PRO-
GRAM operation only when V
PP
is within its correct
voltage range.
CLEAR STATUS REGISTER
The internal circuitry can set, but not clear, the
block lock status bit (SR1), the V
PP
status bit (SR3), the
program status bit (SR4), and the erase status bit (SR5)
of the status register. The CLEAR STATUS REGISTER
command (50h) allows the external microprocessor to
clear these status bits and synchronize to the internal
operations. When the status bits are cleared, a READ
ARRAY command (FFh) must be issued before data
can be read from the memory array, or a READ STATUS
REGISTER command (70h) must be issued to read sta-
tus.
READ OPERATIONS
The following READ operations are available: READ
ARRAY, READ PROTECTION CONFIGURATION REG-
ISTER, READ QUERY and READ STATUS REGISTER.
Read Array
The array is read by entering the command code
FFh on DQ0–DQ7. Control signals CE# and OE# must
be at a logic LOW level (V
IL
), and WE# and RP# must be
at logic HIGH level (V
IH
) to read data from the array.
Data is available on DQ0–DQ15. Any valid address
within any of the blocks selects that address and allows
data to be read from that address. Upon initial power-
up or device reset, the device defaults to the read array
mode.
相关PDF资料 |
PDF描述 |
|---|---|
| MT2D18 | 1 Meg x 8 DRAM Module(5V，1M x 8 动态RAM模块) |
| MT46V16M4 | 4 Meg x 4 x 4 banks DDR SDRAM(4 M x 4 x 4组，双数据速率同步动态RAM) |
| MT46V4M16 | 1 Meg x 16 x 4 banks DDR SDRAM(1M x 16 x 4组，双数据速率同步动态RAM) |
| MT46V8M8 | 2 Meg x 8 x 4 banks DDR SDRAM(2 M x 8 x 4组，双数据速率同步动态RAM) |
| MT46V2M32LG | DOUBLE DATA RATE DDR SDRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT28F320J3 | 制造商:MICRON 制造商全称:Micron Technology 功能描述:Q-FLASHTM MEMORY |
| MT28F320J3BS-11 ET | 功能描述:IC FLASH 32MBIT 110NS 64FBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:RAM 存储器类型:SDRAM 存储容量:256M（8Mx32） 速度:143MHz 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:90-VFBGA 供应商设备封装:90-VFBGA（8x13） 包装:托盘 其它名称:Q2841869 |
| MT28F320J3BS-11 ET TR | 功能描述:IC FLASH 32MBIT 110NS 64FBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:378 系列:- 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:8M（1M x 8，512K x 16） 速度:110ns 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:48-CBGA 供应商设备封装:48-CBGA（7x7） 包装:托盘 |
| MT28F320J3BS-11 GMET | 功能描述:IC FLASH 32MBIT 110NS 64FBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:RAM 存储器类型:SDRAM 存储容量:256M（8Mx32） 速度:143MHz 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:90-VFBGA 供应商设备封装:90-VFBGA（8x13） 包装:托盘 其它名称:Q2841869 |
| MT28F320J3BS-11 GMET TR | 功能描述:IC FLASH 32MBIT 110NS 64FBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:378 系列:- 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:8M（1M x 8，512K x 16） 速度:110ns 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:48-CBGA 供应商设备封装:48-CBGA（7x7） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。