参数资料
型号: MT48H8M16LFB4-75 IT:K TR
厂商: Micron Technology Inc
文件页数: 5/63页
文件大小: 0K
描述: IC SDRAM 128MBIT 133MHZ 54VFBGA
标准包装: 1
格式 - 存储器: RAM
存储器类型: 移动 SDRAM
存储容量: 128M(8Mx16)
速度: 133MHz
接口: 并联
电源电压: 1.7 V ~ 1.95 V
工作温度: -40°C ~ 85°C
封装/外壳: 54-VFBGA
供应商设备封装: 54-VFBGA(8x8)
包装: 标准包装
其它名称: 557-1530-6
128Mb: x16 Mobile SDRAM
General Description
Figure 2:
Part Numbering Diagram
Example Part Number: MT48H8M16LFB4-8 IT
MT48
V DD /
V DD Q
Configuration
Package
Speed
Temp.
V DD /V DD Q
Operating Temp.
1.8/1.8V
H
None
IT
Commercial
Industrial
Configuration
8 Meg x16
8M16LF
-75
Speed Grade
7.5ns
Package
54-ball VFBGA (8mm x 8mm) Pb-free
B4
-8
8ns
General Description
The Micron ? 128Mb SDRAM is a high-speed CMOS, dynamic random-access memory
containing 134,217,728 bits. It is internally configured as a quad-bank DRAM with a
synchronous interface (all signals are registered on the positive edge of the clock signal,
CLK). Each of the x16’s 33,554,432-bit banks is organized as 4,096 rows by 512 columns
by 16 bits.
Read and write accesses to the SDRAM are burst oriented; accesses start at a selected
location and continue for a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an ACTIVE command, which is then
followed by a READ or WRITE command. The address bits registered coincident with the
ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select
the bank; A0–A11select the row). The address bits registered coincident with the READ
or WRITE command are used to select the starting column location for the burst access.
The SDRAM provides for programmable read or write burst lengths (BL) of 1, 2, 4, or 8
locations with a burst terminate option. An auto precharge function may be enabled to
provide a self-timed row precharge that is initiated at the end of the burst sequence.
The 128Mb SDRAM uses an internal pipelined architecture to achieve high-speed oper-
ation. This architecture is compatible with the 2 n rule of prefetch architectures, but it
also allows the column address to be changed on every clock cycle to achieve a high-
speed, fully random access. Precharging one bank while accessing one of the other three
banks will hide the precharge cycles and provide seamless high-speed, random-access
operation.
The 128Mb SDRAM is designed to operate in 1.8V, low-power memory systems. An auto
refresh mode is provided, along with a power-saving, deep power-down mode. All
inputs and outputs are LVTTL-compatible.
Self refresh mode offers temperature compensation through an on-die temperature
sensor and partial-array self refresh (PASR). PASR allows users to achieve additional
power savings over normal usage. The temperature sensor is enabled by default and the
PASR settings can be programmed through the extended mode register.
PDF: 09005aef8237e877/Source: 09005aef8237e8d8
128Mb_x16 Mobile SDRAM_Y25M_2.fm - Rev. C 2/07 EN
5
Micron Technology, Inc., reserves the right to change products or specifications without notice.
?2006 Micron Technology, Inc. All rights reserved.
相关PDF资料
PDF描述
MTC100-JA2-P34 CONTACT INSERT PIN
MX841BE IC CONVERTER WHITE LED 8-SOIC
MXHV9910BTR IC LED DRIVER HIGH BRIGHT 8-SOIC
MXN12FB12F MOTOR BRUSHED DC 12V 2922RPM
MXN13FB08B1 MOTOR BRUSHED DC 8V 4714RPM
相关代理商/技术参数
参数描述
MT48H8M16LFB4-8 制造商:Micron Technology Inc 功能描述:IC SDRAM 128MBIT 125MHZ 54VFBGA
MT48H8M16LFB4-8 IT 制造商:Micron Technology Inc 功能描述:IC SDRAM 128MBIT 125MHZ 54VFBGA
MT48H8M16LFB4-8 IT TR 功能描述:IC SDRAM 128MBIT 125MHZ 54VFBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:96 系列:- 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并联 电源电压:2.65 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:48-TFSOP(0.724",18.40mm 宽) 供应商设备封装:48-TSOP 包装:托盘