参数资料
型号: RK80532RC056128
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 2400 MHz, MICROPROCESSOR, CPGA478
封装: FLIP CHIP, PGA2-478
文件页数: 72/99页
文件大小: 4142K
代理商: RK80532RC056128
74
Datasheet
Pin Listing and Signal Definitions
D[63:0]#
Input/
Output
D[63:0]# (Data) are the data signals. These signals provide a 64-bit data path
between the processor system bus agents, and must connect the appropriate
pins on all such agents. The data driver asserts DRDY# to indicate a valid data
transfer.
D[63:0]# are quad-pumped signals and will thus be driven four times in a
common clock period. D[63:0]# are latched off the falling edge of both
DSTBP[3:0]# and DSTBN[3:0]#. Each group of 16 data signals correspond to a
pair of one DSTBP# and one DSTBN#. The following table shows the grouping of
data signals to data strobes and DBI#.
The DBI# pins determine the polarity of the data signals. Each group of 16 data
signals corresponds to one DBI# signal. When the DBI# signal is active, the
corresponding data group is inverted and therefore sampled active high.
DBI[3:0]#
Input/
Output
DBI[3:0]# (Data Bus Inversion) are source synchronous and indicate the polarity
of the D[63:0]# signals. The DBI[3:0]# signals are activated when the data on the
data bus is inverted. If more than half the data bits within a 16-bit group would
have been asserted electrically low, the bus agent may invert the data bus
signals for that particular sub-phase for that 16-bit group.
DBR#
Output
DBR# (Data Bus Reset) is used only in processor systems in which no debug
port is implemented on the system board. DBR# is used by a debug port
interposer so that an in-target probe can drive system reset. If a debug port is
implemented in the system, DBR# is a not connect in the system. DBR# is not a
processor signal.
DBSY#
Input/
Output
DBSY# (Data Bus Busy) is asserted by the agent responsible for driving data on
the processor system bus to indicate that the data bus is in use. The data bus is
released after DBSY# is deasserted. This signal must connect the appropriate
pins on all processor system bus agents.
DEFER#
Input
DEFER# is asserted by an agent to indicate that a transaction cannot be
guaranteed in-order completion. Assertion of DEFER# is normally the
responsibility of the addressed memory or Input/Output agent. This signal must
connect the appropriate pins of all processor system bus agents.
DP[3:0]#
Input/
Output
DP[3:0]# (Data parity) provide parity protection for the D[63:0]# signals. They are
driven by the agent responsible for driving D[63:0]#, and must connect the
appropriate pins of all Celeron processor on 0.13 micron process system bus
agents.
Table 36. Signal Description (Sheet 3 of 8)
Name
Type
Description
Quad-Pumped Signal Groups
Data Group
DSTBN#/
DSTBP#
DBI#
D[15:0]#
0
D[31:16]#
1
D[47:32]#
2
D[63:48]#
3
DBI[3:0]# Assignment To Data Bus
Bus Signal
Data Bus Signals
DBI3#
D[63:48]#
DBI2#
D[47:32]#
DBI1#
D[31:16]#
DBI0#
D[15:0]#
相关PDF资料
PDF描述
RK80546KG0882MM 64-BIT, 3200 MHz, MICROPROCESSOR, CPGA604
RK80546KG1042MM 64-BIT, 3600 MHz, MICROPROCESSOR, CPGA604
RK80546KG0802MM 64-BIT, 3000 MHz, MICROPROCESSOR, CPGA604
RK80546PG0801M 32-BIT, 3000 MHz, MICROPROCESSOR, CPGA478
RK80546PE0721M 32-BIT, 2800 MHz, MICROPROCESSOR, CPGA478
相关代理商/技术参数
参数描述
RK80532RC060128S L6ZY 制造商:Intel 功能描述:MPU Celeron? Processor 0.13um 2.5GHz 478-Pin FCPGA2 制造商:Intel 功能描述:NORTHWOOD; MPU CELERON 0.13UM 2.5GHZ 478PIN FCPGA2 - Trays
RK80532RC060128SL72B 功能描述:IC CELERON 2.5GHZ 478FC-PGA2 RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
RK80532RC064128 制造商:Rochester Electronics LLC 功能描述:- Bulk
RK805346RE067256 制造商:Intel 功能描述:TRAY CELERON D 330 - Trays
RK80546KF0871M 制造商:Rochester Electronics LLC 功能描述:- Bulk