- 您现在的位置：买卖IC网 > PDF目录18758 > SX1211I084TRT (Semtech)IC SNGL-CHIP TXRX 32-TQFN PDF资料下载
参数资料
| 型号： | SX1211I084TRT |
| 厂商： | Semtech |
| 文件页数： | 16/92页 |
| 文件大小： | 0K |
| 描述： | IC SNGL-CHIP TXRX 32-TQFN |
| 标准包装： | 1 |
| 频率： | 860 ~ 960MHz |
| 数据传输率 - 最大： | 200kbps |
| 调制或协议： | FSK，OOK |
| 应用： | AMR，ISM，安防门禁 |
| 功率 - 输出： | 12.5dBm |
| 灵敏度： | -113dBm |
| 电源电压： | 2.1 V ~ 3.6 V |
| 电流 - 接收： | 3mA |
| 电流 - 传输： | 25mA |
| 数据接口： | PCB，表面贴装 |
| 天线连接器： | PCB，表面贴装 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 32-TQFN |
| 包装： | 标准包装 |
| 产品目录页面： | 584 (CN2011-ZH PDF) |
| 配用： | 1210-1060-2-ND - 915MHZ ASPICS SX1211 CHIP SET 1210-1059-2-ND - 868MHZ ASPICS SX1211 CHIP SET 1210-1060-6-ND - 915MHZ ASPICS SX1211 CHIP SET 1210-1059-6-ND - 868MHZ ASPICS SX1211 CHIP SET 1210-1060-1-ND - 915MHZ ASPICS SX1211 CHIP SET 1210-1059-1-ND - 868MHZ ASPICS SX1211 CHIP SET |
| 其它名称： | SX1211I084DKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
SX1211
WIRELESS & SENSING
Note for mass production: The VCO capacitance is piece to piece dependant. As such, the optimization proposed
above should be verified on several prototypes, to ensure that the population is centered on 100 mV.
3.2.6. PLL Loop Filter
To adequately reject spurious components arising from the comparison frequency Fcomp, an external 2 nd order
loop filter is employed.
RL1
LF_M
CL2
CL1
LF_P
Figure 7: Loop Filter
Following the recommendations made in section 3.2.4, the loop filter proposed in the reference design’s bill of
material on section 7.5.3 should be used. The loop filter settings are frequency band independent and are hence
relevant to all implementations of the SX1211.
3.2.7. PLL Lock Detection Indicator
The SX1211 also features a PLL lock detect indicator. This is useful for optimizing power consumption, by adjusting
the synthesizer wake up time (TS_FS), since the PLL startup time is lower than specified under nominal conditions.
The lock status can be read on bit IRQParam_PLL_lock, and must be cleared by writing a “1” to this same register.
In addition, the lock status can be reflected in pin 23 PLL_LOCK, by setting the bit IRQParam_Enable_lock_detect.
3.2.8. Frequency Calculation
As shown in Figure 5 the PLL structure comprises three different dividers, R, P and S, which set the output
frequency through the LO. A second set of dividers is also available to allow rapid switching between a pair of
frequencies: R1/P1/S1 and R2/P2/S2. These six dividers are programmed by six bytes of the register MCParam
from addresses 6 to 11.
3.2.8.1. FSK Mode
The following formula gives the relationship between the local oscillator, and R, P and S values, when using FSK
modulation.
Frf , fsk =
9
8
Flo
Frf , fsk =
9 Fxtal
8 R + 1
[ 75 ( P + 1 ) + S ) ]
3.2.8.2. OOK Mode
Due to the manner in which the baseband OOK symbols are generated, the signal is always offset by the FSK
frequency deviation (Fdev - as programmed in MCParam_Freq_dev). Hence, the center of the transmitted OOK
signal is:
Rev 8 – February 2013
Page 16 of 92
www.semtech.com
相关PDF资料 |
PDF描述 |
|---|---|
| 12-900-LPI | XFRMR PWR 115/230V 12.6VCT 900MA |
| 10-1200-LPI | XFRMR PWR 115/230V 10VCT 1.2A |
| MT-6-12 | XFRMR 115V 5V 1.75A 6VA 3OUT |
| ATMEGA64RZAV-10MU | MCU ATMEGA644/AT86RF230 44-QFN |
| ATMEGA128RFA1-ZU | IC AVR MCU 2.4GHZ XCEIVER 64QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SX1211I084TRT | 制造商:Semtech Corporation 功能描述:GPSS WL SKU APP1 |
| SX1211I084TRT-CUT | 制造商:Semtech Corporation 功能描述: |
| SX1211I097.TRT | 制造商:Semtech Corporation 功能描述: |
| SX1211MESH-868 | 制造商:Semtech Corporation 功能描述:10 MODULES MESH NETWORK |
| SX1211SK868 | 制造商:Semtech Corporation 功能描述:Full Evalulation Kit For Ultra-Low Power Integrated UHF Transceiver |
发布紧急采购，3分钟左右您将得到回复。