- 您现在的位置：买卖IC网 > PDF目录18758 > SX1211I084TRT (Semtech)IC SNGL-CHIP TXRX 32-TQFN PDF资料下载
参数资料
| 型号： | SX1211I084TRT |
| 厂商： | Semtech |
| 文件页数： | 3/92页 |
| 文件大小： | 0K |
| 描述： | IC SNGL-CHIP TXRX 32-TQFN |
| 标准包装： | 1 |
| 频率： | 860 ~ 960MHz |
| 数据传输率 - 最大： | 200kbps |
| 调制或协议： | FSK，OOK |
| 应用： | AMR，ISM，安防门禁 |
| 功率 - 输出： | 12.5dBm |
| 灵敏度： | -113dBm |
| 电源电压： | 2.1 V ~ 3.6 V |
| 电流 - 接收： | 3mA |
| 电流 - 传输： | 25mA |
| 数据接口： | PCB，表面贴装 |
| 天线连接器： | PCB，表面贴装 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 32-TQFN |
| 包装： | 标准包装 |
| 产品目录页面： | 584 (CN2011-ZH PDF) |
| 配用： | 1210-1060-2-ND - 915MHZ ASPICS SX1211 CHIP SET 1210-1059-2-ND - 868MHZ ASPICS SX1211 CHIP SET 1210-1060-6-ND - 915MHZ ASPICS SX1211 CHIP SET 1210-1059-6-ND - 868MHZ ASPICS SX1211 CHIP SET 1210-1060-1-ND - 915MHZ ASPICS SX1211 CHIP SET 1210-1059-1-ND - 868MHZ ASPICS SX1211 CHIP SET |
| 其它名称： | SX1211I084DKR |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
SX1211
WIRELESS & SENSING
7.6.9. Pout Stability over Temperature and Voltage .................... 84
7.6.10. Transmitter Spectral Purity .............................................. 85
7.6.11. OOK Channel Bandwidth ................................................. 86
7.6.12. FSK Spectrum in Europe ................................................. 87
7.6.13. Digital Modulation Schemes ............................................ 88
7.6.14. Current Stability over Temperature and Voltage .............. 89
Index of Figures
Figure 1: SX1211 Simplified Block Diagram .................................. 5
Figure 2: SX1211 Pin Diagram ...................................................... 6
Figure 3: SX1211 Detailed Block Diagram .................................. 12
Figure 4: Power Supply Breakdown ............................................. 13
Figure 5: Frequency Synthesizer Description .............................. 14
Figure 6: LO Generator ................................................................ 14
Figure 7: Loop Filter ..................................................................... 16
8. Packaging Information ..............................................................90
8.1. Package Outline Drawing ......................................................90
8.2. PCB Land Pattern ..................................................................90
8.3. Tape & Reel Specification......................................................91
9. Revision History ........................................................................92
10. Contact Information .................................................................92
Figure 46: Manchester Encoding/Decoding ..................................54
Figure 47: Data Whitening ............................................................54
Figure 48: uC Connections in Packet Mode .................................55
Figure 49: Optimized Rx Cycle .....................................................67
Figure 50: Optimized Tx Cycle ......................................................68
Figure 51: Tx Hop Cycle ...............................................................69
Figure 52: Rx Hop Cycle ...............................................................70
Figure 8: Transmitter Architecture ............................................... 18
Figure 53: Rx
Tx
Rx Cycle ...................................................71
Figure 9: I(t), Q(t) Overview ......................................................... 18
Figure 10: PA Control................................................................... 21
Figure 11: Optimal Load Impedance Chart .................................. 21
Figure 12: Recommended PA Biasing and Output Matching ..... 22
Figure 13: Front-end Description ................................................. 22
Figure 14: Receiver Architecture ................................................. 23
Figure 15: FSK Receiver Setting ................................................. 23
Figure 16: OOK Receiver Setting ................................................ 23
Figure 17: Active Channel Filter Description ................................ 24
Figure 18: Butterworth Filter's Actual BW .................................... 26
Figure 19: Polyphase Filter's Actual BW ...................................... 26
Figure 20: RSSI Dynamic Range ................................................. 27
Figure 21: RSSI IRQ Timings ...................................................... 28
Figure 22: OOK Demodulator Description ................................... 29
Figure 23: Floor Threshold Optimization ...................................... 30
Figure 24: BitSync Description ..................................................... 31
Figure 25: SX1211’s Data Processing Conceptual View ............. 34
Figure 26: SPI Interface Overview and uC Connections ............. 35
Figure 27: Write Register Sequence ............................................ 36
Figure 28: Read Register Sequence ............................................ 37
Figure 29: Write Bytes Sequence (ex: 2 bytes) ........................... 37
Figure 30: Read Bytes Sequence (ex: 2 bytes) ........................... 38
Figure 31: FIFO and Shift Register (SR) ...................................... 38
Figure 32: FIFO Threshold IRQ Source Behavior ........................ 39
Figure 33: Sync Word Recognition .............................................. 40
Figure 34: Continuous Mode Conceptual View ............................ 41
Figure 35: Tx Processing in Continuous Mode ............................ 41
Figure 36: Rx Processing in Continuous Mode ............................ 42
Figure 37: uC Connections in Continuous Mode ......................... 43
Figure 38: Buffered Mode Conceptual View ................................ 44
Figure 39: Tx processing in Buffered Mode ................................. 45
Figure 40: Rx Processing in Buffered Mode ................................ 46
Figure 41: uC Connections in Buffered Mode .............................. 47
Figure 42: Packet Mode Conceptual View ................................... 49
Figure 43: Fixed Length Packet Format ....................................... 50
Figure 44: Variable Length Packet Format .................................. 51
Figure 45: CRC Implementation .................................................. 53
Figure 54: POR Timing Diagram ...................................................72
Figure 55: Manual Reset Timing Diagram ....................................72
Figure 56: Reference Design Circuit Schematic ...........................73
Figure 57: Reference Design‘s Stackup .......................................74
Figure 58: Reference Design Layout (top view) ............................74
Figure 59: 915 MHz SAW Filter Plot .............................................75
Figure 60: 869 MHz SAW Filter Plot .............................................75
Figure 61: Sensitivity Across the 868 MHz Band ..........................77
Figure 62: Sensitivity Across the 915 MHz Band ..........................77
Figure 63: FSK Sensitivity Loss vs. LO Drift .................................78
Figure 64: OOK Sensitivity Loss vs. LO Drift ................................78
Figure 65: FSK Sensitivity vs. Rx BW ...........................................79
Figure 66: OOK Sensitivity Change vs. Rx BW ............................79
Figure 67: Sensitivity Stability .......................................................80
Figure 68: FSK Sensitivity vs. BR .................................................80
Figure 69: OOK Sensitivity vs. BR ................................................81
Figure 70: ACR in FSK Mode .......................................................81
Figure 71: ACR in OOK Mode ......................................................82
Figure 72: Pout for 869 MHz Band Operation...............................82
Figure 73: Pout for 915 MHz Band Operation...............................83
Figure 74: Pout and IDD at all PA Settings, 869 MHz ..................83
Figure 75: Pout and IDD at all PA Settings, 915 MHz ..................84
Figure 76: Pout Stability ................................................................84
Figure 77: 869 MHz Spectral Purity DC-1GHz .............................85
Figure 78: 869 MHz Spectral Purity 1-6GHz .................................85
Figure 79: OOK Spectrum - 2kbps ................................................86
Figure 80: OOK Spectrum - 8kbps ................................................86
Figure 81: OOK Spectrum - 16.7kbps ...........................................86
Figure 82: FSK - 1.56kbps - +/-33 kHz .........................................87
Figure 83: FSK - 25 kbps - +/-50 kHz ...........................................87
Figure 84: FSK - 40 kbps - +/-40 kHz ...........................................87
Figure 85: DTS 6dB Bandwidth ....................................................88
Figure 86: DTS Power Spectral Density .......................................88
Figure 87: IDD vs. Temp and VDD ...............................................89
Figure 88: Package Outline Drawing ............................................90
Figure 89: PCB Land Pattern ........................................................90
Figure 90: Tape & Reel Dimensions .............................................91
Rev 8 – February 2013
Page 3 of 92
www.semtech.com
相关PDF资料 |
PDF描述 |
|---|---|
| 12-900-LPI | XFRMR PWR 115/230V 12.6VCT 900MA |
| 10-1200-LPI | XFRMR PWR 115/230V 10VCT 1.2A |
| MT-6-12 | XFRMR 115V 5V 1.75A 6VA 3OUT |
| ATMEGA64RZAV-10MU | MCU ATMEGA644/AT86RF230 44-QFN |
| ATMEGA128RFA1-ZU | IC AVR MCU 2.4GHZ XCEIVER 64QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SX1211I084TRT | 制造商:Semtech Corporation 功能描述:GPSS WL SKU APP1 |
| SX1211I084TRT-CUT | 制造商:Semtech Corporation 功能描述: |
| SX1211I097.TRT | 制造商:Semtech Corporation 功能描述: |
| SX1211MESH-868 | 制造商:Semtech Corporation 功能描述:10 MODULES MESH NETWORK |
| SX1211SK868 | 制造商:Semtech Corporation 功能描述:Full Evalulation Kit For Ultra-Low Power Integrated UHF Transceiver |
发布紧急采购，3分钟左右您将得到回复。