参数资料
型号: TRC103
厂商: RFM
文件页数: 12/65页
文件大小: 0K
描述: RFIC TRANSCEIVER MULTI-CHANNEL F
标准包装: 1
系列: TRC
频率: 863MHz ~ 960MHz
数据传输率 - 最大: 100kbps
调制或协议: FSK,OOK
应用: 通用
功率 - 输出: 11dBm
灵敏度: -112dBm
电源电压: 2.1 V ~ 3.6 V
电流 - 接收: 4mA
电流 - 传输: 30mA
数据接口: PCB,表面贴装
天线连接器: PCB,表面贴装
工作温度: -40°C ~ 85°C
封装/外壳: 32-QFN
包装: 标准包装
产品目录页面: 583 (CN2011-ZH PDF)
其它名称: 583-1095-6
The working length of the FIFO can set to 16, 32, 48 or 64 bytes through the MCFG05_FIFO_depth[7..6] register.
In the discussions below describing the FIFO behavior, the explanations are given with an assumption of 64
bytes, but the principle is the same for the four possible FIFO sizes.
The status of the FIFO can be monitored via interrupts which are described in Section 3.7. In addition to the
straightforward nFIFOEMPY and FIFOFULL interrupts, additional configurable interrupts Fifo_Int_Tx and
Fifo_Int_Rx are also available.
A low-to-high transition occurs on Fifo_Int_Rx when the number of bytes in the FIFO is greater than or equal to
the threshold set by MCFG05_FIFO_thresh[5..0] (number of bytes ≥ FIFO_thresh).
A low-to-high transition occurs on Fifo_Int_Tx when the number of bytes in the FIFO is less than or equal to the
threshold set by MCFG05_FIFO_thresh[5..0] (number of bytes ≤ FIFO_thresh).
3.1 Receiving in Continuous Data Mode
The receiver operates in continuous mode when the MCFG01_Mode[5] bit is set low. In this mode, the receiver
has two output signals indicating recovered clock, DCLK and recovered NRZ bit DATA. DCLK is connected to
output pin IRQ1 and DATA is connected to pin DATA configured in output mode. The data and clock recovery
controls the recovered clock signal, DCLK. Data and clock recovery is enabled by RXCFG12_DCLK_Dis[6] to 0
(default value). The clock recovered from the incoming data stream appears at DCLK. When data and clock re-
covery is disabled, the DCLK output is held low and the raw demodulator output appears at DATA. The function of
data and clock recovery is to remove glitches from the data stream and to provide a synchronous clock at DCLK.
The output DATA is valid at the rising edge of DCLK as shown in Figure 8.
T R C 1 0 3 C o n tin u o u s M o d e D e m o d u la tio n
R E C O G
R S S I_ IR Q
R S S I
O O K
D e te c to r
S ta rt
P a tte rn
D e te c t
IR Q 0
R X _ IR Q 0
IF A m p lifie r
L im ite r
D a ta &
C lo c k
R e c o v e ry
D C L K
D A T A
(IR Q 1 )
F S K /O O K
F S K
D e te c to r
D C L K _ D IS
IF A m p lifie r
L im ite r
Figure 7
As shown in Figure 7, the demodulator section includes the FSK demodulator, the OOK demodulator, data and
clock recovery and the start pattern detection blocks.
www.RFM.com E-mail: info@rfm.com
? 2009-2010 by RF Monolithics, Inc.
Technical support +1.800.704.6079
Page 12 of 65
TRC103 - 11/29/12
相关PDF资料
PDF描述
UPC8179TB-A IC AMPLIFIER LOW CURRENT SOT363
UPC8178TB-E3-A IC AMPLIFIER LOW CURRENT SOT363
DP-241-7-16 XFRMR PWR 115/230V 16VCT 3.5A
UPC8178TB-A IC AMPLIFIER LOW CURRENT SOT363
UPC2771TB-A MMIC AMP 3V 2.4GHZ SOT363
相关代理商/技术参数
参数描述
TRC1036 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules
TRC104 功能描述:射频收发器 Transceiver 2.4 GHz Multi-channel GFSK RoHS:否 制造商:Atmel 频率范围:2322 MHz to 2527 MHz 最大数据速率:2000 Kbps 调制格式:OQPSK 输出功率:4 dBm 类型: 工作电源电压:1.8 V to 3.6 V 最大工作温度:+ 85 C 接口类型:SPI 封装 / 箱体:QFN-32 封装:Tray
TRC1044 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules
TRC105 功能描述:射频收发器 Transceiver 300-510 MHz, Multi-chnl FSK RoHS:否 制造商:Atmel 频率范围:2322 MHz to 2527 MHz 最大数据速率:2000 Kbps 调制格式:OQPSK 输出功率:4 dBm 类型: 工作电源电压:1.8 V to 3.6 V 最大工作温度:+ 85 C 接口类型:SPI 封装 / 箱体:QFN-32 封装:Tray
TRC1053 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules