- 您现在的位置：买卖IC网 > PDF目录18751 > TRC103 (RFM)RFIC TRANSCEIVER MULTI-CHANNEL F PDF资料下载
参数资料
| 型号： | TRC103 |
| 厂商： | RFM |
| 文件页数： | 21/65页 |
| 文件大小： | 0K |
| 描述： | RFIC TRANSCEIVER MULTI-CHANNEL F |
| 标准包装： | 1 |
| 系列： | TRC |
| 频率： | 863MHz ~ 960MHz |
| 数据传输率 - 最大： | 100kbps |
| 调制或协议： | FSK，OOK |
| 应用： | 通用 |
| 功率 - 输出： | 11dBm |
| 灵敏度： | -112dBm |
| 电源电压： | 2.1 V ~ 3.6 V |
| 电流 - 接收： | 4mA |
| 电流 - 传输： | 30mA |
| 数据接口： | PCB，表面贴装 |
| 天线连接器： | PCB，表面贴装 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 32-QFN |
| 包装： | 标准包装 |
| 产品目录页面： | 583 (CN2011-ZH PDF) |
| 其它名称： | 583-1095-6 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
In extended variable length packet mode, the length of the rest of the payload is given by the first byte written to
the FIFO. The length byte itself is not included in this count. There are a number of ways to use the extended var-
iable length packet capability. The most common way is outlined below:
1. Set PKTCFG1C_Pkt_len[6..0] to a value between 65 (0x41) and 127 (0x7F). This sets the maximum allowed
payload in extended packet mode. Any received packet having a value in the length byte greater than this maxi-
mum is discarded.
2. Set PKTCFG1E_Pkt_mode[7 ] to 1 for variable length packet mode operation. Set the PKTCFG1E_ Pre-
amb_len[6..5] bits to 10 or 11 for a minimum of 3 to 4 preamble bytes. Set the PKTCFG1E_CRC_En[3] bit to 1
to enable CRC processing. Set the PKTCFG1E_Pkt_ADDRS_cmp[2..1] bits as required. Clear the PKTCFG1E_
CRC_stat[0] bit by writing a 1 to it.
3. Set MCFG05_FIFO_depth[7..6] bits to 11 for a 64-byte FIFO length.
4. Set the MCFG05_FIFO_thresh[5..0] to approximately 31(0x1F). This sets the threshold to 32, near the mid
point of the FIFO. Provided the host microcontroller is relatively fast (usual case), this setting can be used for
monitoring the FIFO in both transmit and receive. If the host microcontroller is relatively slow, set the threshold to
a value lower than 31 for receive, and higher than 31 for transmit.
5. Set the IRQCFG0D_RX_IRQ1[5..4] bits to 11. This maps FIFO_Int_Rx interrupt to IRQ1, which trips when the
number of received bytes in the FIFO is equal to or greater than the value in MCFG05_FIFO_thresh. IRQ1 will
then signal received bytes must be retrieved. If received bytes are not retrieved before the FIFO completely fills,
data will be lost.
6. Set the IRQCFG0E_Start_Full[4] bit to 0. This causes a transmission to start when the number of transmit
bytes in the FIFO is equal to or greater than the value in MCFG05_FIFO_thresh. Also, the FIFO_Int_Tx interrupt
is mapped to IRQ0 in transmit mode, and is set when the number of bytes in the FIFO is equal to or less than the
value in MCFG05_FIFO_thresh. IRQ0 will then signal more bytes can be added to the FIFO. If more message
bytes are not added in time, the transmission will cease prematurely and data will be lost. Likewise, if more bytes
are sent to the FIFO than it has room for, data will be lost.
7. When receiving an extended variable length packet, monitor IRQ1. When IRQ1 trips, clock out some of the re-
ceived bytes from the FIFO (leave at least one byte in the FIFO). Repeat the partial packet retrieval each time
IRQ1 triggers. The first byte received is the number of message bytes, and can be used to tell when the last mes-
sage byte has been retrieved. When it is determined that the remaining message bytes will not overflow the FIFO,
the IRQCFG0D_RX_IRQ1[5..4] bits can be set to 00, which maps CRC_OK to IRQ1. After the CRC is checked,
the final bytes can be read from the FIFO and the IRQCFG0D_RX_IRQ1[5..4 ] bits can be reset to 11 to track
FIFO_Int_Rx when the next packet is received. Note that CRC mapping to IRQ1 is not required if the CRC state is
read from the PKTCFG1E_ CRC_stat[0] bit prior to reading the final FIFO bytes.
8. When transmitting an extended variable length packet, begin filling the FIFO until IRQ0 trips, indicating the
FIFO is half full. Add up to 32 bytes to the FIFO (64 - (MCFG05_ FIFO_thresh +1)) when IRQ0 resets. Repeat the
partial packet loading each time IRQ0 resets until all bytes to be transmitted have been clocked in. The
IRQCFG0D_TX_IRQ1[3 ] bit can then be set to 1, which allows the TX_STOP event to be mapped to IRQ1.
TX_STOP signals the last bit to be transmitted has been transferred the modulator. Allow one bit period for this bit
to be transmitted before switching out of transmit mode.
www.RFM.com E-mail: info@rfm.com
? 2009-2010 by RF Monolithics, Inc.
Technical support +1.800.704.6079
Page 21 of 65
TRC103 - 11/29/12
相关PDF资料 |
PDF描述 |
|---|---|
| UPC8179TB-A | IC AMPLIFIER LOW CURRENT SOT363 |
| UPC8178TB-E3-A | IC AMPLIFIER LOW CURRENT SOT363 |
| DP-241-7-16 | XFRMR PWR 115/230V 16VCT 3.5A |
| UPC8178TB-A | IC AMPLIFIER LOW CURRENT SOT363 |
| UPC2771TB-A | MMIC AMP 3V 2.4GHZ SOT363 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TRC1036 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules |
| TRC104 | 功能描述:射频收发器 Transceiver 2.4 GHz Multi-channel GFSK RoHS:否 制造商:Atmel 频率范围:2322 MHz to 2527 MHz 最大数据速率:2000 Kbps 调制格式:OQPSK 输出功率:4 dBm 类型: 工作电源电压:1.8 V to 3.6 V 最大工作温度:+ 85 C 接口类型:SPI 封装 / 箱体:QFN-32 封装:Tray |
| TRC1044 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules |
| TRC105 | 功能描述:射频收发器 Transceiver 300-510 MHz, Multi-chnl FSK RoHS:否 制造商:Atmel 频率范围:2322 MHz to 2527 MHz 最大数据速率:2000 Kbps 调制格式:OQPSK 输出功率:4 dBm 类型: 工作电源电压:1.8 V to 3.6 V 最大工作温度:+ 85 C 接口类型:SPI 封装 / 箱体:QFN-32 封装:Tray |
| TRC1053 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules |
发布紧急采购，3分钟左右您将得到回复。