- 您现在的位置：买卖IC网 > PDF目录18751 > TRC103 (RFM)RFIC TRANSCEIVER MULTI-CHANNEL F PDF资料下载
参数资料
| 型号： | TRC103 |
| 厂商： | RFM |
| 文件页数： | 23/65页 |
| 文件大小： | 0K |
| 描述： | RFIC TRANSCEIVER MULTI-CHANNEL F |
| 标准包装： | 1 |
| 系列： | TRC |
| 频率： | 863MHz ~ 960MHz |
| 数据传输率 - 最大： | 100kbps |
| 调制或协议： | FSK，OOK |
| 应用： | 通用 |
| 功率 - 输出： | 11dBm |
| 灵敏度： | -112dBm |
| 电源电压： | 2.1 V ~ 3.6 V |
| 电流 - 接收： | 4mA |
| 电流 - 传输： | 30mA |
| 数据接口： | PCB，表面贴装 |
| 天线连接器： | PCB，表面贴装 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 32-QFN |
| 包装： | 标准包装 |
| 产品目录页面： | 583 (CN2011-ZH PDF) |
| 其它名称： | 583-1095-6 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
expected length byte value of the received packet. If the length byte value of a received packet is greater than the
value in the PKTCFG1C_ Pkt_len[6..0] register, the packet is discarded. Otherwise the packet payload begins
loading into the FIFO.
If address match is enabled, the second byte received in a variable length mode or the first byte in the fixed length
mode is interpreted as the node address. If this address matches the byte in PKTCFG1D_Node_Addrs[7..0] ,
reception of the packet continues, otherwise it is stopped. A CRC check is performed if PKTCFG1E_CRC_
En[3] is set to 1. If the CRC check is successful, a 1 is loaded in the PKTCFG1E_CRC_stat[0] bit, and CRC_OK
and Dat_Rdy interrupts are simultaneously generated on IRQ1 and IRQ0 respectively. This signals that the pay-
load or balance of the payload can be read from the FIFO. In receive mode, address match, Dat_Rdy, and
CRC_OK interrupts and the CRC_stat bit are reset when the last byte in the FIFO is read. Note the FIFO can be
read in standby mode by setting PGCFG1F_ RnW_FIFO[6] bit to 1. In standby, reading the last FIFO byte does
not clear CRC_OK and the CRC_stat bit. They are reset once the TRC103 is put in receive mode again and a
start pattern is detected.
If the CRC check fails, the FIFO is cleared and no interrupts are generated. This action can be overridden by set-
ting PGCFG1F_CRCclr_auto[7 ] to 1, which forces a Dat_Rdy interrupt and preserves the payload in the FIFO
even if the CRC fails.
3.9.5 Packet Filtering
Received packets can be filtered based on two criteria: length filtering and address filtering. In variable length or
extended variable length packet formats, PKTCFG1C_Pkt_len[6..0] stores the maximum payload length permit-
ted. If a received packet length byte is greater than this value, then the packet is discarded. Node address filtering
is enabled by setting parameter PKTCFG1E_Addrs_cmp[2..1] to any value other than 00, i.e., 01, 10 or 11.
These settings enable the following three options:
PKTCFG1E_Addrs_cmp[2..1] = 01: This configuration activates the node address filtering function on the pack-
et handler and the received address byte is compared with the address in the PKTCFG1D_Node_ Addrs[7..0]
register. If both address bytes are the same, the received packet is for the current destination and is stored in
FIFO. Otherwise it is discarded. An interrupt can also be generated on IRQ0 if the address comparison is suc-
cessful.
PKTCFG1E_Addrs_cmp[2..1] = 10: In this configuration the received address is compared to both the
PKTCFG1D_Node_Addrs[7..0] register and constant 0x00. If the received node address byte matches either
value, the packet is accepted. An interrupt can also be generated on IRQ0 if the address comparison is success-
ful. The 0x00 address is useful for sending broadcast packets.
PKTCFG1E_Addrs_cmp[2..1] = 11: In this configuration the packet is accepted if the received node address
matches the PKTCFG1D_ Node_Addrs[7..0] register, 0x00 or 0xFF. An interrupt can also be generated on IRQ0
if the address comparison is successful. The 0x00 and 0xFF addresses are useful for sending two types of broad-
cast packets.
3.9.6 Cyclic Redundancy Check
The CRC check is enabled by setting the PKTCFG1E_CRC_En[3] bit to 1. A 16-bit CRC checksum is calculated
on the payload part of the packet and is appended to the end of the transmitted message. The CRC checksum is
calculated on the received payload and compared to the transmitted CRC. The result of the comparison is stored
in the PKTCFG1E_CRC_stat[0] bit and a CRC_OK interrupt can also be generated on IRQ1. The CRC is based
on the CCITT polynomial as shown in Figure 16. The CRC also detects errors due to leading and trailing zeros.
www.RFM.com E-mail: info@rfm.com
? 2009-2010 by RF Monolithics, Inc.
Technical support +1.800.704.6079
Page 23 of 65
TRC103 - 11/29/12
相关PDF资料 |
PDF描述 |
|---|---|
| UPC8179TB-A | IC AMPLIFIER LOW CURRENT SOT363 |
| UPC8178TB-E3-A | IC AMPLIFIER LOW CURRENT SOT363 |
| DP-241-7-16 | XFRMR PWR 115/230V 16VCT 3.5A |
| UPC8178TB-A | IC AMPLIFIER LOW CURRENT SOT363 |
| UPC2771TB-A | MMIC AMP 3V 2.4GHZ SOT363 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TRC1036 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules |
| TRC104 | 功能描述:射频收发器 Transceiver 2.4 GHz Multi-channel GFSK RoHS:否 制造商:Atmel 频率范围:2322 MHz to 2527 MHz 最大数据速率:2000 Kbps 调制格式:OQPSK 输出功率:4 dBm 类型: 工作电源电压:1.8 V to 3.6 V 最大工作温度:+ 85 C 接口类型:SPI 封装 / 箱体:QFN-32 封装:Tray |
| TRC1044 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules |
| TRC105 | 功能描述:射频收发器 Transceiver 300-510 MHz, Multi-chnl FSK RoHS:否 制造商:Atmel 频率范围:2322 MHz to 2527 MHz 最大数据速率:2000 Kbps 调制格式:OQPSK 输出功率:4 dBm 类型: 工作电源电压:1.8 V to 3.6 V 最大工作温度:+ 85 C 接口类型:SPI 封装 / 箱体:QFN-32 封装:Tray |
| TRC1053 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules |
发布紧急采购，3分钟左右您将得到回复。