参数资料
型号: TRC103
厂商: RFM
文件页数: 56/65页
文件大小: 0K
描述: RFIC TRANSCEIVER MULTI-CHANNEL F
标准包装: 1
系列: TRC
频率: 863MHz ~ 960MHz
数据传输率 - 最大: 100kbps
调制或协议: FSK,OOK
应用: 通用
功率 - 输出: 11dBm
灵敏度: -112dBm
电源电压: 2.1 V ~ 3.6 V
电流 - 接收: 4mA
电流 - 传输: 30mA
数据接口: PCB,表面贴装
天线连接器: PCB,表面贴装
工作温度: -40°C ~ 85°C
封装/外壳: 32-QFN
包装: 标准包装
产品目录页面: 583 (CN2011-ZH PDF)
其它名称: 583-1095-6
In addition, IRQCFG0E allows several internal FIFO interrupts to be configured. These are summarized in Table
74 below:
IRQCFG0E bits
7
7
6
6
5
5
4
4
3
3
2
2
1
1
0
0
Cfg
0
1
0
1
0
1
0
1
0
1
1
0
1
0
1
0
FIFO Control
Start FIFO fill when start pattern detected
Control FIFO with bit 6
Stop filling FIFO (if bit 7 is 0, this is start pattern detect)
Start filling FIFO
Transmitting all pending bits in FIFO
All bits in FIFO transmitted
Start transmission when FIFO full
Start transmission if nFIFOEMPY = 1 (not empty)
Disable RSSI interrupt (bit 2)
Enable RSSI interrupt (bit 2)
RF signal ≥ RSSI threshold
RF signal < RSSI Threshold
PLL not locked
PLL locked
PLL_LOCK signal disabled (bit 1 above), Pin 23 set high
PLL_LOCK signal enabled
Table 74
MCFG05 bits 7..6 set the length of the FIFO as shown in Table 75:
MCFG05 bits 7..6
00
01
10
11
FIFO Length
16 bytes
32 bytes
48 bytes
64 bytes
Table 75
The integer value of MCFG05 bits 5..0 plus 1 sets the FIFO interrupt threshold. When receiving in Buffered data
mode, FIFO_Int_Rx is triggered when the number of bytes in the FIFO is equal to or greater than the threshold.
The FIFO threshold facilitates sending and receiving messages longer than the chosen FIFO length, by signaling
when additional bytes should be added to the FIFO during a packet transmission and retrieved from the FIFO dur-
ing a packet reception. Two additional interrupts, nFIFOEMPY and FIFOFULL provide signaling that a packet
transmission is complete or a full packet has been received respectively.
The following is a typical Buffered data mode operating scenario. There are many other ways to configure this
very flexible data mode.
1. Switch to standby mode by setting MCFG00 bits 7..5 to 001.
2. Set the FIFO to a suitable size for the application in MCFG05 bits 7..6.
3. Set the start pattern length in RXCFG12 bits 4..3.
4. Load the start pattern in registers SYNCFG16 up through SYNCFG19 as required.
5. Set IRQCFG0E bit 7 to 0. In receive, the FIFO will start filling when a start pattern is detected.
6. Set IRQCFG0D bit 7..6 to 01. In receive, IRQ0 will flag each time a byte is ready to be retrieved.
7. Set IRQCFG0D bit 5..4 to 00. IRQ1 signaling will not be required in receive mode.
www.RFM.com E-mail: info@rfm.com
? 2009-2010 by RF Monolithics, Inc.
Technical support +1.800.704.6079
Page 56 of 65
TRC103 - 11/29/12
相关PDF资料
PDF描述
UPC8179TB-A IC AMPLIFIER LOW CURRENT SOT363
UPC8178TB-E3-A IC AMPLIFIER LOW CURRENT SOT363
DP-241-7-16 XFRMR PWR 115/230V 16VCT 3.5A
UPC8178TB-A IC AMPLIFIER LOW CURRENT SOT363
UPC2771TB-A MMIC AMP 3V 2.4GHZ SOT363
相关代理商/技术参数
参数描述
TRC1036 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules
TRC104 功能描述:射频收发器 Transceiver 2.4 GHz Multi-channel GFSK RoHS:否 制造商:Atmel 频率范围:2322 MHz to 2527 MHz 最大数据速率:2000 Kbps 调制格式:OQPSK 输出功率:4 dBm 类型: 工作电源电压:1.8 V to 3.6 V 最大工作温度:+ 85 C 接口类型:SPI 封装 / 箱体:QFN-32 封装:Tray
TRC1044 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules
TRC105 功能描述:射频收发器 Transceiver 300-510 MHz, Multi-chnl FSK RoHS:否 制造商:Atmel 频率范围:2322 MHz to 2527 MHz 最大数据速率:2000 Kbps 调制格式:OQPSK 输出功率:4 dBm 类型: 工作电源电压:1.8 V to 3.6 V 最大工作温度:+ 85 C 接口类型:SPI 封装 / 箱体:QFN-32 封装:Tray
TRC1053 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100M Single Port Transformer Modules