参数资料
型号: ADSP-21375KSWZ-2B
厂商: Analog Devices Inc
文件页数: 43/56页
文件大小: 0K
描述: IC DSP 32BIT 266MHZ 208-MQFP
产品培训模块: SHARC Processor Overview
标准包装: 36
系列: SHARC®
类型: 浮点
接口: DAI,DPI
时钟速率: 266MHz
非易失内存: ROM(256 kB)
芯片上RAM: 64kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.20V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 208-LQFP 裸露焊盘
供应商设备封装: 208-LQFP-EP(28x28)
包装: 托盘
S/PDIF Receiver
For the ADSP-21371, the following section describes timing as it
relates to the S/PDIF receiver.
Internal Digital PLL Mode
In the internal digital phase-locked loop mode the internal PLL
(digital PLL) generates the 512 × Frame Sync clock. The S/PDIF
receiver information does not apply to the ADSP-21375.
Table 36. S/PDIF Receiver Internal Digital PLL Mode Timing
1.0 V, 200 MHz
1.2 V, 266 MHz
Parameter
Min
Max
Min
Max
Unit
Switching Characteristics
t DFSI
t HOFSI
t DDTI
t HDTI
t SCLKIW 1
LRCLK Delay After Serial Clock
LRCLK Hold After Serial Clock
Transmit Data Delay After Serial Clock
Transmit Data Hold After Serial Clock
Transmit Serial Clock Width
–2
–2
52
5
5
–2
–2
38.5
5
5
ns
ns
ns
ns
ns
1
Serial lock frequency is 64 × Frame Sync where FS = the frequency of LRCLK.
DRIVE EDGE
SAMPLE EDGE
t SCLKIW
DAI_P20–1
(SCLK)
t DFSI
t HOFSI
DAI_P20–1
(FS)
t DDTI
t HDTI
DAI_P20–1
(DATA CHANNEL
A/B)
Figure 30. S/PDIF Receiver Internal Digital PLL Mode Timing
Rev. D | Page 43 of 56 | April 2013
相关PDF资料
PDF描述
EEM06DRKH CONN EDGECARD 12POS DIP .156 SLD
SMK316B7682KF-T CAP CER 6800PF 630V 10% X7R 1206
ECC22DCAH CONN EDGECARD 44POS R/A .100 SLD
XC95144XL-5TQ100C IC CPLD 144 MCELL 3.3V 100-TQFP
VE-20F-CY-F2 CONVERTER MOD DC/DC 72V 50W
相关代理商/技术参数
参数描述
ADSP-21375KSWZ-2B2 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor optimized for high performance audio processing
ADSP-21375KSWZ-2BX 制造商:Analog Devices 功能描述:- Trays
ADSP-21375KSZ-2B 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT/40-BIT 266MHZ 266MIPS 208MQFP - Trays
ADSP-21375KSZ-2BX 制造商:Analog Devices 功能描述:266 MHZ.PROC W/ON CHIPROM,S/PDIF PBFREE - Trays
ADSP-21375KSZ-ENG 制造商:AD 制造商全称:Analog Devices 功能描述:SHARC Processor