- 您现在的位置：买卖IC网 > PDF目录166397 > B900M24FXX12IT 0-BIT, 59.88 MHz, OTHER DSP, PQCC44 PDF资料下载
参数资料
| 型号： | B900M24FXX12IT |
| 元件分类： | 数字信号处理 |
| 英文描述： | 0-BIT, 59.88 MHz, OTHER DSP, PQCC44 |
| 文件页数： | 31/100页 |
| 文件大小： | 1547K |
| 代理商： | B900M24FXX12IT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页
36
Lucent Technologies Inc.
B900
Advance Data Sheet
Baseband Signal Processor
July 1999
4 Hardware Architecture (continued)
4.10 Dual-Channel Serial I/O Port (SIO) for B900 (continued)
4.10.2 B900 SIO Operation
Figure 9 illustrates the operation of the SIO for one setting in both cases.
5-6156 (F)
Figure 9. 64-Bit and 80-Bit Serial Transfer in Active, Single-Channel Mode
At the end of a serial transfer, an SIOA interrupt is generated to the DSP1600 core. The user should generate code
that services this interrupt before the next serial transmission occurs in order to ensure that proper data is transmit-
ted. Since the SIO does not buffer the serial data, the user needs to read the serial input data before writing new
output data for 64-bit and 80-bit transfers; otherwise, the output data will clobber the input data in the shift register.
For 16-bit transfers, it does not matter whether a write is performed before a read, since data transfers occur from
opposite ends of the shift register.
The read/write pointers point to the 16-bit segment in the shift register from/to which serial data is transferred. Table
20 shows the reset state of the pointers and the addressing sequence for multiple reads/writes. At the beginning of
every serial frame, the SIO resets the pointers to their default address. The pointers are designed to wrap around at
the end of every sequence. The pointers continue to operate even when the SIO is disabled, allowing the sdx regis-
ter to be initialized with data.
Keep in mind that the pointers retain their state even when the SIO is halted. If the sdx register is written just before
the SIO is halted, serial output data may be written to an unintended 16-bit segment when the sdx register is reini-
tialized and the SIO restarted.
For dual-channel operation, serial transfer begins with channel A when the SIO is first enabled and SLDA starts out
in the high phase. The SIOA interrupt indicates that serial input data was received for channel A and that the user
should load serial output data to be sent out in the next frame for channel B. The SIOB interrupt indicates that data
was received for channel B and the user must load the data for channel A.
Table 20. SIO Read/Write Pointer Operation
Pointer
Reset Address
Addressing Sequence
Write
sdx4
sdx4, sdx3, sdx2, sdx1, sdx0, sdx4, . . .
Read (16-bit)
(64-bit)
(80-bit)
sdx0
sdx3
sdx4
sdx0, sdx1, sdx2, sdx3, sdx4, sdx0, . . .
sdx3, sdx2, sdx1, sdx0, sdx3, . . .
sdx4, sdx3, sdx2, sdx1, sdx0, sdx4, . . .
B63
B62
B61
B60
B59
B4
B3
B2
B1
B0
SCLK
SDO OR
SDI
SLDA
LDTA = 0, DLP = 0
B79
B78
B77
B76
B75
B20
B19
B18
B17
B16
B3
B2
B1
B0
64-bit
TRANSFER
80-bit
TRANSFER
SDO OR
SDI
相关PDF资料 |
PDF描述 |
|---|---|
| B900J24PXX12I | 0-BIT, 80 MHz, OTHER DSP, PQFP44 |
| B900J24FXX12IT | 0-BIT, 59.88 MHz, OTHER DSP, PQFP44 |
| BA00CC0WCP-V5 | 1A Low Dropout Voltage Regulator with Shut Down Switch(Adustable Voltage) |
| BA10E6 | COPPER ALLOY, TIN FINISH, RING TERMINAL |
| BA12004 | 0.5 A, 7 CHANNEL, NPN, Si, POWER TRANSISTOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| B901 | 制造商:EDAL 制造商全称:EDAL 功能描述:Silicon Bridge Rectifier |
| B901 10.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 10.0MM |
| B901 4.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 4.0MM |
| B901 5.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 5.0MM |
| B901 8.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 8.0MM |
发布紧急采购，3分钟左右您将得到回复。