- 您现在的位置：买卖IC网 > PDF目录166397 > B900M24FXX12IT 0-BIT, 59.88 MHz, OTHER DSP, PQCC44 PDF资料下载
参数资料
| 型号： | B900M24FXX12IT |
| 元件分类： | 数字信号处理 |
| 英文描述： | 0-BIT, 59.88 MHz, OTHER DSP, PQCC44 |
| 文件页数： | 57/100页 |
| 文件大小： | 1547K |
| 代理商： | B900M24FXX12IT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页当前第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页
6
Lucent Technologies Inc.
B900
Advance Data Sheet
Baseband Signal Processor
July 1999
Table of Contents (continued)
Table
Page
Table 51. SSI Control Register (ssic) Fields........................................................................................................... 60
Table 52. SSI Data Register (ssid) Fields............................................................................................................... 61
Table 53. timerc (Timer Control) Register (TIMER0 and TIMER1) ........................................................................ 61
Table 54. Register States After Reset ..................................................................................................................... 62
Table 55. Format 1: Multiply/ALU Read/Write Group .............................................................................................. 63
Table 56. Format 1a: Multiply/ALU Read/Write Group ............................................................................................ 63
Table 57. Format 2: Multiply/ALU Read/Write Group .............................................................................................. 63
Table 58. Format 2a: Multiply/ALU Read/Write Group ............................................................................................ 63
Table 59. Format 3: F2 ALU Special Functions....................................................................................................... 63
Table 60. Format 3a: F3 ALU Operations ............................................................................................................... 63
Table 61. Format 3b: BMU Operations.................................................................................................................... 63
Table 62. Format 4: Branch Direct Group ............................................................................................................... 64
Table 63. Format 5: Branch Indirect Group ............................................................................................................. 64
Table 64. Format 6: Conditional Branch Qualifier ................................................................................................... 64
Table 65. Format 7: Data Move Group.................................................................................................................... 65
Table 66. Format 8: Data Move (16-Bit Immediate Operand—2 Words) ................................................................ 65
Table 67. Format 9: Short Immediate Group........................................................................................................... 65
Table 68. Format 9a: Direct Addressing.................................................................................................................. 65
Table 69. Format 10: Do/Redo ................................................................................................................................ 65
Table 70. T Field...................................................................................................................................................... 66
Table 71. aT Field.................................................................................................................................................... 66
Table 72. B Field ..................................................................................................................................................... 66
Table 73. CON Field................................................................................................................................................ 66
Table 74. D Field ..................................................................................................................................................... 66
Table 75. DR Field................................................................................................................................................... 67
Table 76. F1 Field.................................................................................................................................................... 67
Table 77. F2 Field.................................................................................................................................................... 67
Table 78. F3 Field.................................................................................................................................................... 67
Table 79. BMU Encodings....................................................................................................................................... 68
Table 80. I Field....................................................................................................................................................... 68
Table 81. R Field ..................................................................................................................................................... 68
Table 82. S Field ..................................................................................................................................................... 69
Table 83. SI Field .................................................................................................................................................... 69
Table 84. SRC2 Field .............................................................................................................................................. 69
Table 85. X Field ..................................................................................................................................................... 69
Table 86. Y Field ..................................................................................................................................................... 69
Table 87. Z Field...................................................................................................................................................... 69
Table 88. Maximum Package Rating Parameters and Values ................................................................................ 70
Table 89. Recommended Voltage and Temperature .............................................................................................. 71
Table 90. Package Thermal Considerations ............................................................................................................71
Table 91. Electrical Requirements........................................................................................................................... 72
Table 92. Electrical Characteristics ......................................................................................................................... 72
Table 93. PLL Electrical Specifications, VCO Frequency Ranges .......................................................................... 74
Table 94. PLL Electrical Specifications and Register Settings ................................................................................ 74
Table 95. Internal Module Power Dissipation .......................................................................................................... 75
Table 96. Input Buffer Maximum Power Dissipation................................................................................................ 76
Table 97. Schmitt Trigger Input Buffer Maximum Power Dissipation ...................................................................... 76
Table 98. Test Conditions........................................................................................................................................ 77
Table 99. Timing Requirements for Input Clock ...................................................................................................... 78
Table 100. Timing Requirements for Input Clock and Output Clock ....................................................................... 78
Table 101. Timing Requirements and Characteristics for Reset Synchronization Timing....................................... 79
相关PDF资料 |
PDF描述 |
|---|---|
| B900J24PXX12I | 0-BIT, 80 MHz, OTHER DSP, PQFP44 |
| B900J24FXX12IT | 0-BIT, 59.88 MHz, OTHER DSP, PQFP44 |
| BA00CC0WCP-V5 | 1A Low Dropout Voltage Regulator with Shut Down Switch(Adustable Voltage) |
| BA10E6 | COPPER ALLOY, TIN FINISH, RING TERMINAL |
| BA12004 | 0.5 A, 7 CHANNEL, NPN, Si, POWER TRANSISTOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| B901 | 制造商:EDAL 制造商全称:EDAL 功能描述:Silicon Bridge Rectifier |
| B901 10.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 10.0MM |
| B901 4.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 4.0MM |
| B901 5.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 5.0MM |
| B901 8.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 8.0MM |
发布紧急采购，3分钟左右您将得到回复。