- 您现在的位置：买卖IC网 > PDF目录166397 > B900M24FXX12IT 0-BIT, 59.88 MHz, OTHER DSP, PQCC44 PDF资料下载
参数资料
| 型号： | B900M24FXX12IT |
| 元件分类： | 数字信号处理 |
| 英文描述： | 0-BIT, 59.88 MHz, OTHER DSP, PQCC44 |
| 文件页数： | 47/100页 |
| 文件大小： | 1547K |
| 代理商： | B900M24FXX12IT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页
50
Lucent Technologies Inc.
B900
Advance Data Sheet
Baseband Signal Processor
July 1999
5 Software Architecture (continued)
5.2
Register Settings (continued)
cbit<a—d> and sbit<a—d> Register Fields
* Read only. Any value written to this field is ignored.
0
≤ n ≤ 7. For IOPD 0 ≤ n ≤ 3.
See Table 19, IOP Pin Multiplexing, on page 32 and Section 4.7.2, IOPA Interrupt Circuitry, on page 31.
Note: Because the cbit and sbit registers have interrelated fields, Table 38 duplicates the information in
Table 37. auc (Arithmetic Unit Control) Register
Bit
15—9
8
7
6—4
3—2
1—0
Field
Res
RAND
X = Y =
CLR
SAT
ALIGN
Bit
Field
Value
Description
15—9
Res
—
Reserved—read as zero, write as zero.
8
RAND
0
Pseudorandom number generator (PNG) reset by writing the pi
register only outside an interrupt service routine.
1
PNG never reset by writing the pi register.
7
X = Y =
0
Normal operation.
1
Transfer statements y = Y load both the x and the y registers.
All instructions that load the high half of the y register also load
the x register. This allows single-cycle squaring (p = x
y).
6—4
CLR
1XX
Clearing yl is disabled (enabled when 0).
X1X
Clearing a1l is disabled (enabled when 0).
XX1
Clearing a0l is disabled (enabled when 0).
3—2
SAT
1X
a1 saturation on overflow is disabled (enabled when 0).
X1
a0 saturation on overflow is disabled (enabled when 0).
1—0
ALIGN
00
a0, a1
← p.
01
a0, a1
← p/4.
10
a0, a1
← p x 4 (and zeros written to the two LSBs).
11
a0, a1
← p x 2 (and zeros written to the LSB).
Table 38. cbit<a—d> (IOP Control Bit) and sbit<a—d> (IOP Status Bit) Registers
cbit<a—d> Registers
sbit<a—d> Registers
Bit
15—8
7—0
Bit
15—8
7—0
Field
MODE[7:0] DATA[7:0]
Field
DIR[7:0]
VALUE[7:0]*
DIR[n]
MODE[n]
DATA[n]
Action on IOP[n]
1 (Output)
0
Clear
1 (Output)
0
1
Set
1 (Output)
1
0
No change
1 (Output)
1
Toggle
0 (Input)
x
Input
相关PDF资料 |
PDF描述 |
|---|---|
| B900J24PXX12I | 0-BIT, 80 MHz, OTHER DSP, PQFP44 |
| B900J24FXX12IT | 0-BIT, 59.88 MHz, OTHER DSP, PQFP44 |
| BA00CC0WCP-V5 | 1A Low Dropout Voltage Regulator with Shut Down Switch(Adustable Voltage) |
| BA10E6 | COPPER ALLOY, TIN FINISH, RING TERMINAL |
| BA12004 | 0.5 A, 7 CHANNEL, NPN, Si, POWER TRANSISTOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| B901 | 制造商:EDAL 制造商全称:EDAL 功能描述:Silicon Bridge Rectifier |
| B901 10.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 10.0MM |
| B901 4.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 4.0MM |
| B901 5.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 5.0MM |
| B901 8.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 8.0MM |
发布紧急采购，3分钟左右您将得到回复。