- 您现在的位置：买卖IC网 > PDF目录166397 > B900M24FXX12IT 0-BIT, 59.88 MHz, OTHER DSP, PQCC44 PDF资料下载
参数资料
| 型号： | B900M24FXX12IT |
| 元件分类： | 数字信号处理 |
| 英文描述： | 0-BIT, 59.88 MHz, OTHER DSP, PQCC44 |
| 文件页数： | 5/100页 |
| 文件大小： | 1547K |
| 代理商： | B900M24FXX12IT |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页
12
Lucent Technologies Inc.
B900
Advance Data Sheet
Baseband Signal Processor
July 1999
3 Pin Information (continued)
Table 3. System Interface
Table 4. Synchronous Serial Interface (SSI)*
* The SSI is configurable for either master mode or slave mode, selectable by the ssic register.
Pin
Description
XTALA, XTALB Crystal Oscillator. Input/Output. The external crystal is connected between these two pins,
which places the crystal in the feedback loop of the on-chip crystal oscillator. The output of the
crystal oscillator is used as a reference for the phase-locked loop (PLL). The frequency of the
oscillator input must be 4.096 MHz.
RSTB
Reset. Bidirectional (Schmitt trigger). Negative assertion. A high-to-low transition on RSTB
causes the B900 to enter the reset state. Upon deassertion, the B900 begins execution from
location 0x0000.
Note: This input contains a Schmitt trigger providing a hysteresis between positive- and nega-
tive-going transitions. When the watchdog timer times out, RSTB is pulled low.
INTB
Interrupt. Input (Schmitt trigger). Negative edge triggered. External interrupt to the B900. This
input contains a Schmitt trigger providing a hysteresis between positive- and negative-going tran-
sitions. An interrupt is posted when a negative-going transition is detected. Also, note that there
is no acknowledge pin. External hardware must guarantee that the interrupt service routine has
completed before issuing another interrupt on INTB.
Any activity on INTB is not recognized during the interrupt service routine and must be reissued
after the interrupt service routine has completed.
DOUT
Digital Output. Output. The default of the pin is to output a logic low. DOUT is selectable through
the clkc register (see Table 41 on page 53). The following options are selectable: the input crys-
tal clock, the low-frequency clock, the free-running core clock, the wait-stated core clock, the 2X
core clock, a logic 0, or a logic 1.
OSCBYP
Oscillator Bypass Input. OSCBYP is multiplexed with IOPBI. This pin is sampled on the rising
edge of RSTB. If sampled low, the crystal oscillator circuit will be used with an external crystal. If
sampled high, the crystal oscillator circuit will be bypassed with a direct-driven clock applied to
XTALA.
Pin
Description
SCK
SSI Clock. Bidirectional. If SSI is configured in master mode, this pin is an output providing a
clock to the slave devices. If SSI is configured in slave mode, this pin is an input that takes in the
serial clock.
MDOSDI
Master Data Out/Slave Data In. Bidirectional. If SSI is configured in master mode, this pin is the
serial data output. If SSI is configured in slave mode, this pin is the serial data input. The SSI is
either master or slave, according to the ssic register MSTR field (see Table 51 on page 60).
MDISDO
Master Data In/Slave Data Out. Bidirectional. If SSI is configured in master mode, this pin is the
serial data input. If SSI is configured in slave mode, this pin is the serial data output. The SSI is
either master or slave, according to the ssic register MSTR field (see Table 51 on page 60).
SSN
Serial Select. Input. Negative assertion. When SSI is configured as a slave, the assertion of
SSN signals the slave that it is being addressed to transfer data with the master device. If this pin
is asserted while SSI is configured as a master, a mode fault is detected by SSI. Alternatively, in
master mode, this pin can be configured to act as a general-purpose IOP pin.
相关PDF资料 |
PDF描述 |
|---|---|
| B900J24PXX12I | 0-BIT, 80 MHz, OTHER DSP, PQFP44 |
| B900J24FXX12IT | 0-BIT, 59.88 MHz, OTHER DSP, PQFP44 |
| BA00CC0WCP-V5 | 1A Low Dropout Voltage Regulator with Shut Down Switch(Adustable Voltage) |
| BA10E6 | COPPER ALLOY, TIN FINISH, RING TERMINAL |
| BA12004 | 0.5 A, 7 CHANNEL, NPN, Si, POWER TRANSISTOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| B901 | 制造商:EDAL 制造商全称:EDAL 功能描述:Silicon Bridge Rectifier |
| B901 10.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 10.0MM |
| B901 4.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 4.0MM |
| B901 5.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 5.0MM |
| B901 8.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 8.0MM |
发布紧急采购，3分钟左右您将得到回复。