- 您现在的位置：买卖IC网 > PDF目录166397 > B900M24FXX12IT 0-BIT, 59.88 MHz, OTHER DSP, PQCC44 PDF资料下载
参数资料
| 型号： | B900M24FXX12IT |
| 元件分类： | 数字信号处理 |
| 英文描述： | 0-BIT, 59.88 MHz, OTHER DSP, PQCC44 |
| 文件页数： | 49/100页 |
| 文件大小： | 1547K |
| 代理商： | B900M24FXX12IT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页当前第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页
52
Lucent Technologies Inc.
B900
Advance Data Sheet
Baseband Signal Processor
July 1999
5 Software Architecture (continued)
5.2
Register Settings (continued)
Table 40. chipo Register Fields
Bit
15—12
11
10—9
8—7
6
5—4
3
2—0
Field
Reserved
LOCK
Reserved
ROSP
LOCKOSCON
WDEN
WDCLKSEL
Reserved
Bit
Field
Description
15—12
Reserved
Write with zeros; read as zeros.
11
LOCK*
* The chipo register should be initialized once immediately after reset and can be locked to prevent any further changes to its contents by
setting the LOCK bit. Once LOCK bit has been set, the chipo register cannot be modified until a reset sequence occurs.
Lock all bits in the chipo register:
0 = chipo register contents may be changed.
1 = chipo register contents may not be modified until after next reset
sequence.
10—9
Reserved
Write with zeros; read as zeros.
8—7
ROSP[1:0]
Ring oscillator speed:
00 = minimum of 32 kHz.
01 = increase default speed approximately 36%.
10 = decrease default speed approximately 28%.
11 = decrease default speed approximately 50%.
6
LOCKOSCON
Lock oscillator ON, crystal oscillator override:
0 = allows the OSCDIS bit (clkc[1]) to control oscillator.
1 = forces the oscillator to produce a clock; takes precedence over the
OSCDIS bit (clkc[1]).
5—4
WDEN[1:0]
Watchdog timer enable bits:
00 = watchdog timer disabled.
01 = time-out after 212 watchdog clock cycles.
10 = time-out after 214 watchdog clock cycles.
11 = time-out after 216 watchdog clock cycles.
3
WDCLKSEL
Watchdog clock select:
0 = select (inputclock/128) as watchdog clock source.
1 = select internal ring oscillator as watchdog clock source; also prevents
ROSCDIS (clkc[2]) from disabling ring oscillator.
2—0
Reserved
Write with zeros; read as zeros.
相关PDF资料 |
PDF描述 |
|---|---|
| B900J24PXX12I | 0-BIT, 80 MHz, OTHER DSP, PQFP44 |
| B900J24FXX12IT | 0-BIT, 59.88 MHz, OTHER DSP, PQFP44 |
| BA00CC0WCP-V5 | 1A Low Dropout Voltage Regulator with Shut Down Switch(Adustable Voltage) |
| BA10E6 | COPPER ALLOY, TIN FINISH, RING TERMINAL |
| BA12004 | 0.5 A, 7 CHANNEL, NPN, Si, POWER TRANSISTOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| B901 | 制造商:EDAL 制造商全称:EDAL 功能描述:Silicon Bridge Rectifier |
| B901 10.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 10.0MM |
| B901 4.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 4.0MM |
| B901 5.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 5.0MM |
| B901 8.0MM | 制造商:DORMER TOOLS 功能描述:M/C REAMER B901 8.0MM |
发布紧急采购，3分钟左右您将得到回复。