- 您现在的位置：买卖IC网 > PDF目录377488 > IDT88P8344BHGI (INTEGRATED DEVICE TECHNOLOGY INC) SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0 PDF资料下载
参数资料
| 型号： | IDT88P8344BHGI |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0 |
| 中文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA820 |
| 封装： | GREEN, PLASTIC, BGA-820 |
| 文件页数： | 38/98页 |
| 文件大小： | 601K |
| 代理商： | IDT88P8344BHGI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页当前第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页
38
IDT88P8344 SPI EXCHANGE 4 x SPI-3 TO SPI-4
INDUSTRIAL TEMPERATURE RANGE
APRIL 10, 2006
5. PERFORMANCE MONITOR AND
DIAGNOSTICS
5.1 Mode of operation
A performance monitor & diagnostics module is available in modules A, B,
C, and D. The performance monitor captures events and accumulates error
events and diagnostics data. Some performance monitor accumulators are
associated to a physical port, some to a LID.
5.2 Counters
All events and diagnostics data are accumulated during an interval defined
by the timebase event. The data accumulated during the previous time period
can be accessed by the indirect access scheme. The counters are cleared when
the timebase expires. All counters are saturating, and will not overflow.
5.2.1 LID associated event counters
A set of event counters is provided for each of the 64 LPs on each SPI-3
interface and for each LID to/fromthe SPI-4 module.
A packet is delineated by an SOP and EOP on the SPI-3 / SPI-4 logical port.
It is defined as “bad” when the packet is tagged with an error.
All packets that are not “bad” are considered “good”.
For more information refer to Table 60 - LID Associated Event Counters
(0x000-0x17F).
5.2.2 Non - LID associated event counters
A set of event counters is provided for each of the SPI-3 and SPI-4 physical
interfaces.
Refer to Table 61, Non LID associated event counters (0x00-0x0B) for the
offset in the indirect access space, and for the events recorded.
5.3 Captured events
Two categories of events are captured: LID and non LID associated events.
If at least one event is captured in one of the interrupt indication registers, an active
PMON service request is directed towards the interrupt module.
5.3.1 Non LID associated events
Non LID associated events are captured into the Table 62 - Non LID
associated interrupt indication register (Block_base 0x0C00 + Register_offset
0x00 to 0x0B). An interrupt is generated if the event is enabled by its enable
flag in the Table 63 - Non LID associated interrupt enable register(Block_base
0x0C00 + Register_offset 0x0D). The interrupt is cleared by writing a logical
one to the Table 62 - Non LID associated interrupt indication register (Block_base
0x0C00 + Register_offset 0x00 to 0x0B).
5.3.2 LID associated events
Two types of LID associated events are captured. Non critical events are
defined in Table 64 - LID-associated interrupt indication register(0x0E) and are
associated with the physical interface. Critical events are defined as buffer
overflows within the IDT88P8344 device in Table 67, SPI-3 to SPI-4 critical LID
interrupt indication registers (register_offset 0x16-0x17).
5.3.2.1 Non critical events
LID associated non critical events are captured in the Table 64, LID-
associated interrupt indication register(0x0E). An interrupt is generated if the
interrupt is enabled by its enable flag in the Table 65, LID-associated interrupt
enable register(0x0F). The interrupt indication is cleared by writing a logical one
to the Table 64, LID-Associated Interrupt Indication Register(0x0E).
When the event is captured, the LID or LP associated with the event is
captured in Table 66, Non-Critical LID-Associated Capture Table (0x10-
0x15). The table records the latest captured LID or LP.
5.3.2.2 Critical events
Critical events are captured per LID in Table 67, SPI-3 to SPI-4 Critical LID
interrupt indication registers (Block_base 0x0C00 + Register_offset 0x16-
0x17) and Table 69, SPI-4 to SPI-3 critical LID interrupt indication registers
(0x1A-0x1B). An interrupt is generated if enabled by the corresponding enable
flag in the Table 68, SPI-3 to SPI-4 critical LID interrupt enable registers (0x18-
0x19) and Table 70, SPI-4 to SPI-3 critical LID interrupt enable registers (0x1C-
0x1D). The indication is cleared by writing a logical one to the Table 67, SPI-
3 to SPI-4 critical LID interrupt indication registers (0x16-0x17) or Table 69, SPI-
4 to SPI-3 critical LID interrupt indication registers (0x1A-0x1B). Only one kind
of critical event is defined, buffer overflow. Since there are 64 x 2=128 critical
LID associated event sources, two source indication bits are contained in Table
71, Critical events source indication register (0x1E). The bits are read only. Bit
SPI34_OVR reflects the OR result of all bits in Table 67, SPI-3 to SPI-4 critical
LID interrupt indication registers (0x16-0x17). Bit SPI43_OVR reflects the OR
result of all bits in Table 69, SPI-4 to SPI-3 critical LID interrupt indication registers
(0x1A-0x1B).
5.3.3 Timebase
A single timebase module is provided in the device. The timebase period can
be configured to be internally or externally generated. A snapshot of the
counters is taken when the timebase expires and the counters are cleared. The
snapshot registers are accessed by an indirect access scheme.
5.3.3.1 Internally generated timebase
The period of the timebase is configured for the device using the register
defined in Table 120, Timebase register (Register_offset 0x01). The configu-
ration specifies the number of master clock (MCLK) cycles required for each
period. For a description of MCLK refer to Chapter 6 Clock generator. The
timebase event is captured by the timebase status in Table 45, Secondary
interrupt status register (0x2D in the direct accessed space).
The internal timebase is generated either by the mcroprocessor or by a free
running timer input. The selection is made by the TIMER flag in the Table 119,
PMON update control register (Register_offset 0x00). When the time interval
expires, the TIMEBASE pin is asserted for sixteen MCLK cycles.
5.3.3.2 Externally generated timebase
The externally generated timebase signal is applied on the TIMEBASE pin.
A positive edge detector generates the timebase event. The timebase event is
captured by the timebase status in the Table 45 - Secondary Interrupt
Status Register (0x2D in the direct accessed space).
相关PDF资料 |
PDF描述 |
|---|---|
| IDTAMB0480 | ADVANCED MEMORY BUFFER FOR FULLY BUFFERED DIMM MODULES |
| IDTCSP2510DPGI | 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER |
| IDTCSP2510DPG | SENSOR OPTICAL SLOTTED 1.0MM |
| IDTCSP2510D | 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER |
| IDTCSPT857CNL | 2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT88P8344BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT89H10T4BG2ZBBC | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBC8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBCG | 功能描述:IC PCI SW 10LANE 4PORT 324BGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:PRECISE™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT89H10T4BG2ZBBCG8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
发布紧急采购，3分钟左右您将得到回复。