- 您现在的位置：买卖IC网 > PDF目录377488 > IDT88P8344BHGI (INTEGRATED DEVICE TECHNOLOGY INC) SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0 PDF资料下载
参数资料
| 型号： | IDT88P8344BHGI |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0 |
| 中文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA820 |
| 封装： | GREEN, PLASTIC, BGA-820 |
| 文件页数： | 5/98页 |
| 文件大小： | 601K |
| 代理商： | IDT88P8344BHGI |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页
5
IDT88P8344 SPI EXCHANGE 4 x SPI-3 TO SPI-4
INDUSTRIAL TEMPERATURE RANGE
APRIL 10, 2006
List of Tables
Table 1 – I/O types..........................................................................................................................................................................................................9
Table 2 – SPI-3 ingress interface pin definition..................................................................................................................................................................9
Table 3 – SPI-3 egress interface pin definition................................................................................................................................................................10
Table 4 – SPI-3 status interface pin definition..................................................................................................................................................................10
Table 5 – SPI-4 ingress interface definition..................................................................................................................................................................... 11
Table 6 – SPI-4 egress interface definition...................................................................................................................................................................... 11
Table 7 – Parallel mcroprocessor interface....................................................................................................................................................................12
Table 8 – Serial mcroprocessor interface (serial peripheral interface mode) ...................................................................................................................12
Table 9 – Mscellaneous ................................................................................................................................................................................................12
Table 10 – Both attached devices start fromreset status..................................................................................................................................................20
Table 11 – Ingress out of synch, egress in synch...........................................................................................................................................................20
Table 12 – Ingress in synch, egress out of synch...........................................................................................................................................................20
Table 13 - DIRECTION code assignment ......................................................................................................................................................................26
Table 14 – CK_SEL[3:0] input pin encoding...................................................................................................................................................................39
Table 15 - Zero margin SPI-3 timng budget...................................................................................................................................................................43
Table 16 - Margin check for SPI-3 timng........................................................................................................................................................................43
Table 17 - Bit order within an 8-Bit data register.............................................................................................................................................................46
Table 18 - Bit order within a 32-Bit data register.............................................................................................................................................................46
Table 19 - Bit order within an 8-Bit data register.............................................................................................................................................................46
Table 20 - Bit order within a 16-Bit address register .......................................................................................................................................................47
Table 21 - Bit order within an 8-Bit control register..........................................................................................................................................................47
Table 22 - Module base address (Module_base)...........................................................................................................................................................47
Table 23 - Indirect access block bases for Module A, Module B, Module C, and Module D .............................................................................................47
Table 24 - Indirect access block bases for common module ............................................................................................................................................48
Table 25 - Indirect access data registers (direct accessed space) at 0x30 to 0x33 ..........................................................................................................48
Table 26 - Indirect access address register (direct accessed space) at 0x34 to 0x35......................................................................................................48
Table 27 - Indirect access control register (direct accessed space) at 0x3F.....................................................................................................................48
Table 28 - Error coding table.........................................................................................................................................................................................49
Table 29 - Direct mapped Module A, Module B, Module C, and Module D registers........................................................................................................50
Table 30 - Direct mapped other registers .......................................................................................................................................................................50
Table 31 - SPI-3 data capture control register (registers 0x00, 0x08, 0x10, 0x18) .........................................................................................................50
Table 32 - SPI-3 data Capture register (registers 0x01, 0x09, 0x11, 0x19)....................................................................................................................50
Table 33 - SPI-4 data insert control register (registers 0x02, 0x0A, 0x12, 0x1A) ............................................................................................................51
Table 34 - SPI-4 data insert register (registers 0x03, 0x0B, 0x13, 0x1B) .......................................................................................................................51
Table 35 - SPI-4 data capture control register (registers 0x04, 0x0C, 0x14, 0x1C) ........................................................................................................51
Table 36 - SPI-3 data insert control register (registers 0x05, 0x0D, 0x15, 0x1D) ...........................................................................................................51
Table 37 - SPI-4 data capture register (registers 0x06, 0x0E, 0x16, 0x1E)....................................................................................................................51
Table 38 - SPI-3 data insert register (registers 0x07, 0x0F, 0x17, 0x1F) .......................................................................................................................51
Table 39 - Software reset register (0x20 in the direct accessed space) ...........................................................................................................................52
Table 40 - SPI-4 status register (0x22 in the direct accessed space)...............................................................................................................................52
Table 41 - SPI-4 enable register (0x23 in the direct accessed space).............................................................................................................................52
Table 42 - Module status register (0x24 to 0x27 in the direct accessed space)................................................................................................................53
Table 43 - Module enable register (0x28 to 0x2B in the direct accessed space) .............................................................................................................53
Table 44 - Primary interrupt status register (0x2C in the direct accessed space) .............................................................................................................54
Table 45 - Secondary interrupt status register (0x2D in the direct accessed space) ........................................................................................................54
Table 46 - Primary interrupt enable register (0x2E in the direct accessed space)............................................................................................................55
Table 47 - Secondary interrupt enable register (0x2F in the direct accessed space).......................................................................................................55
Table 48 - Module A/B/C/D indirect register....................................................................................................................................................................56
Table 49 - SPI-3 ingress LP to LID map.........................................................................................................................................................................57
Table 50 - SPI-3 general configuration register (register_offset=0x00)............................................................................................................................57
Table 51 - SPI-3 ingress configuration register (register_offset=0x01).............................................................................................................................58
Table 52 - SPI-3 ingress fill level register (register_offset=0x02) .....................................................................................................................................58
Table 53 - SPI-3 ingress max fill level register (register_offset=0x03)..............................................................................................................................58
Table 54 - SPI-3 egress LID to LP map.........................................................................................................................................................................58
Table 55 - SPI-3 egress configuration register (register_offset=0x00) .............................................................................................................................59
Table 56 - SPI-4 ingress to SPI-3 egress flow control register (register_offset=0x01) ......................................................................................................59
相关PDF资料 |
PDF描述 |
|---|---|
| IDTAMB0480 | ADVANCED MEMORY BUFFER FOR FULLY BUFFERED DIMM MODULES |
| IDTCSP2510DPGI | 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER |
| IDTCSP2510DPG | SENSOR OPTICAL SLOTTED 1.0MM |
| IDTCSP2510D | 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER |
| IDTCSPT857CNL | 2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT88P8344BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT89H10T4BG2ZBBC | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBC8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBCG | 功能描述:IC PCI SW 10LANE 4PORT 324BGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:PRECISE™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT89H10T4BG2ZBBCG8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
发布紧急采购，3分钟左右您将得到回复。