参数资料
| 型号： | KIT13892VLEVBEJ |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 73/158页 |
| 文件大小： | 0K |
| 描述： | KIT EVAL FOR MC13892 |
| 标准包装： | 1 |
| 主要目的： | 电源管理和用户界面 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | MC13892 |
| 主要属性： | 10 位 ADC，4 输出降压转换器，12 LDO |
| 次要属性： | 与 i.MX51、i.MX37、i.MX35、i.MX27 一起使用 |
| 已供物品： | 板，线缆，文档 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页当前第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页
FUNCTIONAL DEVICE OPERATION
SUPPLIES
The Buck regulator topology includes an integrated synchronous rectifier, meaning that the rectifying diode is implemented on
the chip as a low ohmic FET. The placement of an external diode is therefore not required, but overall switcher efficiency may
benefit from this. The buck regulators permit a 100% duty cycle operation.
During normal operation, several power modes are possible depending on the loading. For medium and full loading,
synchronous PWM control is the most efficient, while maintaining a constant switching frequency. Two PWM modes are
available: the first mode sacrifices low load efficiency for a continuous switching operation (PWM-NPS). The second mode offers
better low load efficiency by allowing the absence of switching cycles at low output loading (PWM-PS). This pulse skipping
feature improves efficiency by reducing dynamic switching losses by simply switching less often.
In its lowest power mode, the switcher can regulate using hysteresis control known as a Pulse Frequency Modulation (PFM)
control scheme. The frequency spectrum in this case will be a function of input and output voltage, loading, and the external
components. Due to its spectral variance and lighter drive capability, PFM mode is generally reserved for non-active radio modes
and Deep Sleep operation.
Buck modes of operation are programmable for explicitly defined or load-dependent control (Adaptive). Refer to the Buck
regulators section in Power Control System for details.
Common control bits available to each buck regulator may be designated with a suffix “x” within this specification, where x
stands for 1, 2, 3, or 4 (i.e., SWx = SW1, SW2, SW3, and SW4).
The output voltages of the buck regulators are SPI configurable, and two output ranges are available, individually programmed
with SWxHI for SW2, SW3, and SW4 bucks, SW1 is limited to only one output range. Presets are available for both the Normal
and Standby operation. SW1 and SW2 also include pin controlled DVS operation. When transitioning from one voltage to
another, the output voltage slope is controlled in steps of 25 mV per time step (time step as defined for DVS stepping for SW1
and SW2, fixed at 4.0 μ s for SW3 and SW4). This allows for support of dynamic voltage scaling (DVS) by using SPI driven voltage
steps, state machine defined modes, and direct DVSx pin control.
When initially activated, switcher outputs will apply controlled stepping to the programmed value. The soft start feature limits
the inrush current at startup. A built-in current limiter ensures that during normal operation, the maximum current through the coil
is not exceeded. This current limiter can be disabled by setting the SWILIMB bit.
Point of Load feedback is intended for minimizing errors due to board level IR drops.
SWITCHING FREQUENCY
The switchers are driven by a high frequency clock. By default, the PLL generates an effective 3.145728 MHz signal based
upon the 32.768 kHz oscillator signal by multiplying it by 96. To reduce spurious radio channels, the PLL can be programmed
Table 44. PLL Multiplication Factor
PLLX[2:0]
000
001
010
011
100 (default)
101
110
111
Multiplication
Factor
84
87
90
93
96
99
102
105
Switching Frequency (Hz)
2 752 512
2 850 816
2 949 120
3 047 424
3 145 728
3 244 032
3 342 336
3 440 640
To reduce overall current drain, the PLL is automatically turned off if all switchers are in a PFM mode or turned off, and if the
PLL clock signal is not needed elsewhere in the system. The clocking system provides nearly instantaneously, a high frequency
clock to the switchers when the switchers are activated or exit the PFM mode for PWM mode. The PLL can be configured for
continuous operation by setting the SPI bit PLLEN = 1.
MC13892
Analog Integrated Circuit Device Data
Freescale Semiconductor
73
相关PDF资料 |
PDF描述 |
|---|---|
| KIT17C724EPEVBE | KIT FOR 17C7242CH HBRIDGE PWR IC |
| KIT33810EKEVME | BOARD EVAL FOR MC33810 |
| KIT33811EGEVBE | KIT EVAL 33811 SOLENOID MON IC |
| KIT33812ECUEVME | KIT DESIGN FOR 33812/S12P |
| KIT33812EKEVBE | BOARD EVALUATION FOR MC33812 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KIT-1395 | 制造商:Anderson Power Products (APP) 功能描述:KIT |
| Kit-1395G1 | 制造商:ANDERSON POWER PRODUCTS 功能描述:KIT |
| Kit-1395G10 | 制造商:ANDERSON POWER PRODUCTS 功能描述:KIT |
| Kit-1395G2 | 制造商:ANDERSON POWER PRODUCTS 功能描述:KIT |
| Kit-1395G3 | 制造商:ANDERSON POWER PRODUCTS 功能描述:KIT |
发布紧急采购，3分钟左右您将得到回复。