参数资料
| 型号： | KIT13892VLEVBEJ |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 83/158页 |
| 文件大小： | 0K |
| 描述： | KIT EVAL FOR MC13892 |
| 标准包装： | 1 |
| 主要目的： | 电源管理和用户界面 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | MC13892 |
| 主要属性： | 10 位 ADC，4 输出降压转换器，12 LDO |
| 次要属性： | 与 i.MX51、i.MX37、i.MX35、i.MX27 一起使用 |
| 已供物品： | 板，线缆，文档 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页当前第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页
FUNCTIONAL DEVICE OPERATION
SUPPLIES
All regulators use the main bandgap as the reference. The main bandgap is bypassed with a capacitor at REFCORE. The
bandgap and the rest of the core circuitry is supplied from VCORE. The performance of the regulators is directly dependent on
the performance of VCOREDIG and the bandgap. No external DC loading is allowed on VCOREDIG or REFCORE. VCOREDIG
is kept powered as long as there is a valid supply and/or coin cell. Table 53 captures the main characteristics of the core circuitry.
Table 53. Core Specifications
Reference
VCOREDIG (Digital core supply)
VCORE (Analog core supply)
REFCORE (Bandgap / Regulator Reference)
Parameter
Output voltage in Off mode (74)
Bypass Capacitor
Output voltage in Off mode (74)
Bypass Capacitor
Output voltage (73)
Absolute Accuracy
Temperature Drift
Bypass Capacitor
Target
1.5 V
1.2 V
2.2 μ F typ (0.65 μ F derated)
2.775 V
0.0 V
2.2 μ F typ (0.65 μ F derated)
1.20 V
0.50%
0.25%
100 nF typ (65 nF derated)
Notes
73. 3.0 V < BP < 4.65 V, no external loading on VCOREDIG, VCORE, or REFCORE. Extended operation down to UVDET, but no system
malfunction.
74. The core is in On mode when charging or when the state machine of the IC is not in the Off mode nor in the power cut mode. Otherwise,
the core is in Off mode.
REGULATORS GENERAL CHARACTERISTICS
The following applies to all linear regulators unless otherwise specified.
?
?
?
?
?
?
?
?
?
?
?
Specifications are for an ambient temperature of -40 to +85 °C.
Advised bypass capacitor is the Murata? GRM155R60G225ME15 which comes in a 0402 case.
In general, parametric performance specifications assume the use of low ESR X5R ceramic capacitors with 20% accuracy
and 15% temperature spread, for a worst case stack up of 35% from the nominal value. Use of other types with wider
temperature variation may require a larger room temperature nominal capacitance value to meet performance specs over
temperature. In addition, capacitor derating as a function of DC bias voltage requires special attention. Finally, minimum
bypass capacitor guidelines are provided for stability and transient performance. Larger values may be applied; performance
metrics may be altered and generally improved, but should be confirmed in system applications.
Regulators which require a minimum output capacitor ESR (those with external PNPs) can avoid an external resistor if ESR
is assured with capacitor specifications, or board level trace resistance.
The output voltage tolerance specified for each of the linear regulators include process variation, temperature range, static
line regulation, and static load regulation.
The PSRR of the regulators is measured with the perturbed signal at the input of the regulator. The power management IC is
supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements care must
be taken not to reach the drop out of the regulator under test.
In the Low-power mode the output performance is degraded. Only those parameters listed in the Low-power mode section are
guaranteed. In this mode, the output current is limited to much lower currents than in the Active mode.
Regulator performance is degraded in the extended input voltage range. This means that the supply still behaves as a
regulator and will try to hold up the output voltage by turning the pass device fully on. As a result, the bias current will increase
and all performance parameters will be heavily degraded, such as PSRR and load regulation.
Note that in some cases, the minimum operating range specifications may be conflicting due to numerous set point and biasing
options, as well as the potential to run BP into one of the software or hardware shutdown thresholds. The specifications are
general guidelines which should be interpreted with some care.
When a regulator gets disabled, the output will be pulled towards ground by an internal pull-down. The pull-down is also
activated when RESETB goes low.
32 kHz spur levels are specified for fully loaded conditions.
MC13892
Analog Integrated Circuit Device Data
Freescale Semiconductor
83
相关PDF资料 |
PDF描述 |
|---|---|
| KIT17C724EPEVBE | KIT FOR 17C7242CH HBRIDGE PWR IC |
| KIT33810EKEVME | BOARD EVAL FOR MC33810 |
| KIT33811EGEVBE | KIT EVAL 33811 SOLENOID MON IC |
| KIT33812ECUEVME | KIT DESIGN FOR 33812/S12P |
| KIT33812EKEVBE | BOARD EVALUATION FOR MC33812 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KIT-1395 | 制造商:Anderson Power Products (APP) 功能描述:KIT |
| Kit-1395G1 | 制造商:ANDERSON POWER PRODUCTS 功能描述:KIT |
| Kit-1395G10 | 制造商:ANDERSON POWER PRODUCTS 功能描述:KIT |
| Kit-1395G2 | 制造商:ANDERSON POWER PRODUCTS 功能描述:KIT |
| Kit-1395G3 | 制造商:ANDERSON POWER PRODUCTS 功能描述:KIT |
发布紧急采购，3分钟左右您将得到回复。