参数资料
型号: KIT13892VLEVBEJ
厂商: Freescale Semiconductor
文件页数: 80/158页
文件大小: 0K
描述: KIT EVAL FOR MC13892
标准包装: 1
主要目的: 电源管理和用户界面
嵌入式:
已用 IC / 零件: MC13892
主要属性: 10 位 ADC,4 输出降压转换器,12 LDO
次要属性: 与 i.MX51、i.MX37、i.MX35、i.MX27 一起使用
已供物品: 板,线缆,文档
FUNCTIONAL DEVICE OPERATION
SUPPLIES
stepping. If a switcher runs out of programmable range (in either direction), as constrained by programmable stops, then the
increment or decrement command shall be ignored.
The Switcher Increment / Decrement (SID) function is enabled with SIDEN = 1. This will reassign the function of the DVS1 and
DVS2 pins, from the default toggling between Normal and DVS operating modes, to a jog control mode for the switcher which
DVSx is assigned. Once enabled, the switcher being controlled will start at the Normal mode set point as programmed with
SWx[4:0] and await any jog commands from the processor. The adjustment scheme essentially intercepts the Normal mode set
point SPI bits (i.e., but not DVS or Standby programmed set points), and makes any necessary adjustments based on jog up or
jog down commands. The modified set point bits are then immediately passed to the switching regulator, which would then do a
DVS step in the appropriate direction. The SPI bits containing Normal mode programming are not directly altered.
When configured for SID mode, a high pulse on the DVSx pin will indicate one of 3 actions to take, with the decoding as a
function of how many contiguous SPI clock falling edges are seen while the DVSx pin is held high.
Table 51. SID Control Protocol
Number of SPI CLK Falling
Edges while DVSx = 1
0
1
2
3 or more
Function
No action. Switcher stays at its presently programmed configuration
Jog down. Drive buck regulator output down a single DVS step
Jog up. Drive buck regulator output up a single DVS step
Panic Mode. DVS step the buck regulator output to the Normal mode value as programmed in the SPI register
The SID protocol is illustrated by way of example, assuming SIDEN = 1, and that DVS1 is controlling SW1. SW1 starts out at
its default value of 1.250 V (SW1 = 11010) and is stepped both up and down via the DVS1 pin. The SPI bits SW1 = 11010 do
not change. The set point adjustment takes place in the SID block prior to bit delivery to the switcher's digital control.
SW1 output
Starting Value
1.250
DVS
Up
1.275
DVS
Down
1.250
DVS
Down
1.225
DVS1
Up
Down
Down
SPICLK
1
2
1
1
SPICLK shut down
when not used
Figure 21. SID Control Example for Increment & Decrement
SID Panic Mode is provided for rapid recovery to the programmed Normal mode output voltage, so the processor can quickly
recover to its high performance capability with a minimum of communication latency. In Figure 22 , Panic Mode recovery is
illustrated as an Increment step, initiated by the detection of the second falling SPI clock edge, followed by a continuation to the
programmed SW1[4:0] level (1.250 V in this example), due to the detection of the third contiguous falling edge of SPI clock while
DVS1 is held high.
MC13892
Analog Integrated Circuit Device Data
80
Freescale Semiconductor
相关PDF资料
PDF描述
KIT17C724EPEVBE KIT FOR 17C7242CH HBRIDGE PWR IC
KIT33810EKEVME BOARD EVAL FOR MC33810
KIT33811EGEVBE KIT EVAL 33811 SOLENOID MON IC
KIT33812ECUEVME KIT DESIGN FOR 33812/S12P
KIT33812EKEVBE BOARD EVALUATION FOR MC33812
相关代理商/技术参数
参数描述
KIT-1395 制造商:Anderson Power Products (APP) 功能描述:KIT
Kit-1395G1 制造商:ANDERSON POWER PRODUCTS 功能描述:KIT
Kit-1395G10 制造商:ANDERSON POWER PRODUCTS 功能描述:KIT
Kit-1395G2 制造商:ANDERSON POWER PRODUCTS 功能描述:KIT
Kit-1395G3 制造商:ANDERSON POWER PRODUCTS 功能描述:KIT