参数资料
| 型号： | KIT13892VLEVBEJ |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 81/158页 |
| 文件大小： | 0K |
| 描述： | KIT EVAL FOR MC13892 |
| 标准包装： | 1 |
| 主要目的： | 电源管理和用户界面 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | MC13892 |
| 主要属性： | 10 位 ADC，4 输出降压转换器，12 LDO |
| 次要属性： | 与 i.MX51、i.MX37、i.MX35、i.MX27 一起使用 |
| 已供物品： | 板，线缆，文档 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页当前第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页
FUNCTIONAL DEVICE OPERATION
SUPPLIES
SID Panic Mode Example
Starting Value
1.050
SW1 output
DVS
Up
DVS step all the way back to 1.250V
(SW1[4:0] programmed value = 1.250V)
DVS1
Up
Panic
SPICLK
1
2
3
SPICLK shut down when not used
Figure 22. SID Control Example for Panic Mode Recovery
The system will not respond to a new jog command until it has completed a DVS step that may be in progress. Any missed
jog requests will not be stored. For instance, if a switcher is stepping up in voltage with a 25 mV step over a 4.0 μ s time, response
to the DVSx pin for another step will be ignored until the DVS step period has expired. However, the Panic Mode step recovery
should respond immediately upon detection of the third SPICLK edge while the corresponding DVSx pin is high, even if the initial
decode of the jog up command is ignored, because it came in before the previous step was completed.
While in SID mode, programmable stops are used to set limits on how far up and how far down a SID-controlled buck regulator
will be allowed to step. The SWxSIDMIN[3:0] and SWxSIDMAX[3:0] bits can be used to ensure that voltage stepping is confined
to within the acceptable bounds for a given process technology used for the BB IC.
To contain all of the SWx voltage setting bits in single banks, the SWxSIDMIN[3:0] word is shortened to 4-bits, but should be
decoded by logic to have an implied leading 0 (i.e., MSB = 0, but is not included in the programmable word). For instance,
SW1SIDMIN = 1000 (default value) should be decoded as 01000, which corresponds to 0.800 V (assuming SW1HI = 0).
Likewise, the SWxSIDMAX[3:0] word is shortened to 4-bits, but should be decoded by logic to have an implied leading 1
(MSB = 1, but is not included in the programmable word). For instance, SW1SIDMAX = 1010 (default value) should be decoded
as 11010, which corresponds to 1.250 V (again, assuming SW1HI = 0).
A new SPI write for the active switcher output value with SWx[4:0] should take immediate effect, and this becomes the new
baseline from which succeeding SID steps are referenced. The SWxDVS[4:0] value is not considered during SID mode. The
system only uses the SWx[4:0] bits and the min/max stops SWxSIDMIN[3:0] and SWxSIDMAX[3:0].
When in SID mode, a STANDBY = 1 event (pin states of STANDBY and STANDBYSEC) will have the “immediate” effect (after
any STBYDLY delay has timed out) of changing the set point and mode to those defined for Standby operation. Exiting Standby
puts the system back to the normal mode set point with no stored SID adjustments -- the system will recalibrate itself again from
the refreshed baseline.
BOOST REGULATOR
SWBST is a boost switching regulator with a fixed 5.0 V output. It runs at 2/3 of the switcher PLL frequency. SWBST supplies
the VUSB regulator for the USB system in OTG mode, and it also supplies the power for the RGB LED's. When SWBST is
configured to supply the VBUS pin in OTG mode, the feedback will be switched to sense the UVBUS pin instead of the SWBSTFB
pin. Therefore, when driving the VBUS for OTG mode the output of the switcher may rise to 5.75 V to compensate for the voltage
drops on the internal switches. Note that the parasitic leakage path for a boost regulator will cause the output voltage
SWBSTOUT and SWBSTFB to sit at a Schottky drop below the battery voltage whenever SWBST is disabled. The switching
NMOS transistor is integrated on-chip. An external fly back Schottky diode, inductor and capacitor are required.
MC13892
Analog Integrated Circuit Device Data
Freescale Semiconductor
81
相关PDF资料 |
PDF描述 |
|---|---|
| KIT17C724EPEVBE | KIT FOR 17C7242CH HBRIDGE PWR IC |
| KIT33810EKEVME | BOARD EVAL FOR MC33810 |
| KIT33811EGEVBE | KIT EVAL 33811 SOLENOID MON IC |
| KIT33812ECUEVME | KIT DESIGN FOR 33812/S12P |
| KIT33812EKEVBE | BOARD EVALUATION FOR MC33812 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KIT-1395 | 制造商:Anderson Power Products (APP) 功能描述:KIT |
| Kit-1395G1 | 制造商:ANDERSON POWER PRODUCTS 功能描述:KIT |
| Kit-1395G10 | 制造商:ANDERSON POWER PRODUCTS 功能描述:KIT |
| Kit-1395G2 | 制造商:ANDERSON POWER PRODUCTS 功能描述:KIT |
| Kit-1395G3 | 制造商:ANDERSON POWER PRODUCTS 功能描述:KIT |
发布紧急采购，3分钟左右您将得到回复。