![](http://datasheet.mmic.net.cn/120000/M37274MA-XXXSP_datasheet_3558749/M37274MA-XXXSP_86.png)
86
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
M37274MA-XXXSP
PRELIMINARY
Notice:
This
is not
a final
specification.
Some
paramentic
limits
are
subject
to change.
MITSUBISHI MICROCOMPUTERS
Fig. 98. State Transitions of System Clock
Reset
The example assumes that 8 MHz is being applied to the X IN pin and 32 kHz to the X CIN pin. The
φ indicates the internal clock.
WIT instruction
CM7 : Internal system clock selection bit
0 : XIN-XOUT selected (high-speed mode)
1 : XCIN-XCOUT selected (low-speed mode)
CPU mode register
(Address : 00FB16)
CM6 : Main clock (X IN–XOUT) stop bit
0 : Oscillating
1 : Stopped
8MHz oscillating
32kHz oscillating
φ is stopped (HIGH)
Timer operating
8MHz oscillating
32kHz oscillating
f(
φ) = 4MHz
8MHz stopped
32kHz stopped
φ is stopped (HIGH)
8MHz oscillating
32kHz oscillating
φ is stopped (HIGH)
Timer operating
(Note 3)
8MHz oscillating
32kHz oscillating
f(
φ) = 16kHz
8MHz stopped
32kHz stopped
φ is stopped (HIGH)
8MHz stopped
32kHz stopped
φ = stopped (HIGH )
8MHz stopped
32kHz oscillating
f(
φ) = 16kHz
8MHz stopped
32kHz oscillating
φ is stopped (HIGH)
Timer operating
(Note 3)
Interrupt
STP instruction
Interrupt (Note 1)
WIT instruction
Interrupt
WIT instruction
Interrupt
STP instruction
Interrupt (Note 2)
STP instruction
Interrupt (Note 2)
CM7 = 1
CM7 = 0
CM6 = 1
CM6 = 0
External INT,
timer interrupt,
or SI/O interrupt
External INT
Notes 1: When the STP state is ended, a delay of approximately 8ms is automatically generated by timer 3 and timer 4.
2: The delay after the STP state ends is approximately 2s.
3: When the internal clock
φ divided by 8 is used as the timer count source, the frequency of the count source is 2kHz.
The program must
allow time for 8MHz
oscillation to stabilize
High-speed operation
start mode