参数资料
型号: M37274MA-XXXSP
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, MICROCONTROLLER, PDIP52
封装: 0.600 INCH, 1.778 MM PITCH, SHRINK, PLASTIC, DIP-52
文件页数: 63/131页
文件大小: 2049K
代理商: M37274MA-XXXSP
37
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
M37274MA-XXXSP
PRELIMINARY
Notice:
This
is not
a final
specification.
Some
paramentic
limits
are
subject
to change.
MITSUBISHI MICROCOMPUTERS
Selection of field to be sliced data
In the case of the main data slice line, the field to be sliced data is
selected by bits 2 and 1 of the data slicer control register 1 (address
00EA16). In the case of the sub-data slice line, the field is selected
by bits 2 and 1 of the data slicer control register 3. When bit 2 of
the data slicer control register 1 is set to “1,” it is possible to slice
data of both fields (refer to Figure 26).
Specification of line to set slice voltage
The reference voltage for slicing (slice voltage) is generated by
integrating the amplitude of the clock run-in pulse in the particular
line (refer to Table 4).
Field determination
The field determination flag can be read out by bit 5 of the data
slicer control register 1. This flag charge at the falling edge of
Vsep.
Fig. 30. Signals in Vertical Blanking Interval
(5) Data Slice Line Specification Circuit
Specification of data slice line
M37274MA-XXXSP has 2 data slice line specification circuits for
slicing arbitrary 2 Hsep in 1 field. The following 2 data slice lines
are specified .
<Main data slice line>
This line is specified by the caption position register (address
00E016).
<Sub-data slice line>
This line is specified by the data slicer control register 3 (address
00EB16).
The counter is reset at the falling edge of Vsep and is incremented
by 1 every Hsep pulse. When the counter value matched the value
specified by bits 4 to 0 of the caption position register (in case of
the sub-data slice line, by bits 3 to 7 of the data slicer control register
3), this Hsep is sliced.
The values of “0016” to “1F16” can be set in the caption position
register. Bit 7 to bit 5 are used for testing. Set “1002.” Figure 30
shows the signals in the vertical blanking interval. Figure 31 shows
the structure of the caption position register.
Line
Line specified by bits 4 to 0 of CP
(Main data slice line)
Line specified by bits 7 to 3 of DSC3
(Sub-data slice line)
Table 4. Specifying of Field Whose Sets Reference Voltage
DSC1 : Data slice control register 1
DSC3 : Data slice control register 3
CP : Caption position register
Field
Field specified by bit 1 of DSC1
0: F2
1: F1
Field specified by bit 1 of DSC3
0: F2
1: F1
Bit 0 of DSC3
0
1
Video signal
Vertical blanking interval
Composite
video signal
Count value to be set in the caption position register (“11 16” in this case)
Hsep
Vsep
Hsep
Magnified
drawing
Clock run-in
Start bit + 16-bit data
Start bit
Time to be set in the
start bit position register
Composite video
signal
min. max.
Line 21
相关PDF资料
PDF描述
M37373M8-XXXSP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP52
M37409M2-XXXFP 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP56
M37413E6HXXXFP 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP80
M37413M4-XXXFP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP80
M37420M4-XXXSP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP52
相关代理商/技术参数
参数描述
M37276MF248SP 制造商:MITSUBISHI 功能描述:*
M37276MF2575P 制造商:MITSUBISHI 功能描述:*
M37276MF260SP 制造商:MITSUBISHI 功能描述:*
M37276MF300SP 制造商:MITSUBISHI 功能描述:*
M37276MF301SP 制造商:MITSUBISHI 功能描述:*