- 您现在的位置：买卖IC网 > PDF目录299522 > MT18HTF12872G-40EC2 128M X 72 DDR DRAM MODULE, 0.6 ns, DMA240 PDF资料下载
参数资料
| 型号： | MT18HTF12872G-40EC2 |
| 元件分类： | DRAM |
| 英文描述： | 128M X 72 DDR DRAM MODULE, 0.6 ns, DMA240 |
| 封装： | DIMM-240 |
| 文件页数： | 24/36页 |
| 文件大小： | 672K |
| 代理商： | MT18HTF12872G-40EC2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
512MB, 1GB, 2GB (x72, REGISTERED)
PC2-3200, PC2-4300, 240-Pin DDR2 SDRAM DIMM
09005aef80e5e626
Micron Technology, Inc., reserves the right to change products or specifications without notice.
HTF18C64_128_256x72G_A.fm - Rev. A 9/03 EN
30
2003 Micron Technology. Inc.
NOTE:
1. Timing and switching specifications for the PLL listed above are critical for proper operation of the DDR2 SDRAM
Registered DIMMs. These are meant to be a subset of the parameters for the specific device used on the module.
Detailed information for this PLL is available in JEDEC Standard JESD82.
2. Static Phase Offset does not include Jitter.
3. Period Jitter and Half-Period Jitter specifications are separate specifications that must be met independently of each
other.
4. Design target is 60ps, unless it is unachievable.
5. VOX spedified at the DRAM clock input, or the test load.
6. The Output Slew Rate is determined from the IBIS model:
Table 22:
PLL Clock Driver Timing Requirements and Switching Characteristics
Note: 1
PARAMETER
SYMBOL
0°C
TOPR +55°C
VDD = 1.85V ± 0.1V
UNITS
NOTES
MIN
NOMINAL
MAX
Output Enable to any Y/Y#
tEN
––
8
ns
Output Enable to any Y/Y#
tDIS
––
8
ns
Cycle to Cycle Jitter
tJIT
CC
-40
–
40
ps
Static Phase Offset
t
-50
0
50
ps
Dynamc Phase Offset
tdyn
-50
0
50
ps
Output Clock Skew
tSK
O
––
40
ps
Period Jitter
tJIT
PER
-40
–
40
ps
Half-Period Jitter
tJIT
HPER
-75
–
75
ps
Input Clock Slew Rate
tLS
I
1.0
2.5
4
V/ns
Output Clock Slew Rate
tLS
O
1.5
2.5
3
V/ns
Output Differential-Pair Cross-Voltage
VOX
VDDQ/2 - 0.1
–
VDDQ/2 + 0.1
V
SSC Modulation Frequency
30
–
33
kHZ
SSC Clock Input Frequency Deviation
0.0
–
-0.50
%
PLL Loop Bandwidth (-3dB from unity gain)
2.0
–
MHz
GND
V
DDQ
CU877
V
CK
V
CK
相关PDF资料 |
PDF描述 |
|---|---|
| MT18HVF6472PY-53EXX | 64M X 72 DDR DRAM MODULE, 0.5 ns, DMA240 |
| MT28C128532W30DFW-F706P85BBWT | SPECIALTY MEMORY CIRCUIT, PBGA77 |
| MT28C128564W30DBW-F706P85KBTWT | SPECIALTY MEMORY CIRCUIT, PBGA77 |
| MT28C128532W30EFW-F705-P856KBBWT | SPECIALTY MEMORY CIRCUIT, PBGA77 |
| MT28C128532W18EFW-F605-P706BTWT | SPECIALTY MEMORY CIRCUIT, PBGA77 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT18HTF12872JDY-667F1D4 | 制造商:Micron Technology Inc 功能描述:1GB 128MX72 DDR2 SDRAM MODULE COMMERCIAL PBF DIMM 1.8V FULLY - Bulk |
| MT18HTF12872M2DY-667F1B4 | 制造商:Micron Technology Inc 功能描述:1GB 128MX72 DDR2 SDRAM MODULE PBF DIMM 1.8V FULLY BUFFERED - Trays |
| MT18HTF12872M2DY-667F1B5 | 制造商:Micron Technology Inc 功能描述:1GB 128MX72 DDR2 SDRAM MODULE CUSTOM 1.8V FULLY BUFFERED - Trays |
| MT18HTF12872M2Y-53EF1 | 制造商:Micron Technology Inc 功能描述:1GB 128MX72 DDR2 SDRAM MODULE COMMERCIAL CUSTOM 1.8V REGISTE - Bulk |
| MT18HTF12872M3Y-53EF1 | 制造商:Micron Technology Inc 功能描述:1GB 128MX72 DDR2 SDRAM MODULE COMMERCIAL CUSTOM 1.8V REGISTE - Bulk |
发布紧急采购，3分钟左右您将得到回复。