- 您现在的位置：买卖IC网 > PDF目录385639 > MT48V2M32LFFC (Micron Technology, Inc.) 512K x 32 x 4 banks 2.5V SDRAM(2.5V,512K x 32 x 4组同步动态RAM) PDF资料下载
参数资料
| 型号： | MT48V2M32LFFC |
| 厂商： | Micron Technology, Inc. |
| 英文描述： | 512K x 32 x 4 banks 2.5V SDRAM(2.5V,512K x 32 x 4组同步动态RAM) |
| 中文描述： | 为512k × 32 × 4银行2.5V的内存电压（2.5V，512K采样× 32 × 4组同步动态RAM）的 |
| 文件页数： | 29/50页 |
| 文件大小： | 1058K |
| 代理商： | MT48V2M32LFFC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
29
64Mb: x32 SDRAM, 2.5V
BatRam_25V.p65 – Rev. 0.7, Pub. 2/01
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
64Mb: x32, 2.5V
SDRAM
PRELIMINARY
NOTE (continued):
4. AUTO REFRESH, SELF REFRESH and LOAD MODE REGISTER commands may only be issued when all banks are idle.
5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state
only.
6. All states and sequences not shown are illegal or reserved.
7. READs or WRITEs to bank
m
listed in the Command (Action) column include READs or WRITEs with auto precharge
enabled and READs or WRITEs with auto precharge disabled.
8. CONCURRENT AUTO PRECHARGE: Bank
n
will initiate the auto precharge command when its burst has been interrupted
by bank
m
’s burst.
9. Burst in bank
n
continues as initiated.
10. For a READ without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank
m
will
interrupt the READ on bank n, CAS latency later (Figure 7).
11. For a READ without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank
m
will
interrupt the READ on bank
n
when registered (Figures 9 and 10). DQM should be used one clock prior to the WRITE
command to prevent bus contention.
12. For a WRITE without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank
m
will
interrupt the WRITE on bank
n
when registered (Figure 17), with the data-out appearing CAS latency later. The last
valid WRITE to bank
n
will be data-in registered one clock prior to the READ to bank
m.
13. For a WRITE without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank
m
will interrupt the WRITE on bank
n
when registered (Figure 15). The last valid WRITE to bank
n
will be data-in
registered one clock prior to the READ to bank
m.
14. For a READ with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank
m
will
interrupt the READ on bank n, CAS latency later. The PRECHARGE to bank
n
will begin when the READ to bank
m
is
registered (Figure 24).
15. For a READ with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank
m
will
interrupt the READ on bank
n
when registered. DQM should be used two clocks prior to the WRITE command to prevent
bus contention. The PRECHARGE to bank
n
will begin when the WRITE to bank
m
is registered (Figure 25).
16. For a WRITE with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank
m
will
interrupt the WRITE on bank
n
when registered, with the data-out appearing CAS latency later. The PRECHARGE to bank
n
will begin after
t
WR is met, where
t
WR begins when the READ to bank
m
is registered. The last valid WRITE to bank
n
will be data-in registered one clock prior to the READ to bank
m
(Figure 26).
17. For a WRITE with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank
m
will
interrupt the WRITE on bank
n
when registered. The PRECHARGE to bank
n
will begin after
t
WR is met, where
t
WR
begins when the WRITE to bank
m
is registered. The last valid WRITE to bank
n
will be data registered one clock prior
to the WRITE to bank
m
(Figure 27).
相关PDF资料 |
PDF描述 |
|---|---|
| MT48V4M32LFFC | SYNCHRONOUS DRAM |
| MT49H16M16 | THERMISTOR PTC 100OHM 110DEG RAD |
| MT49H16M16FM | REDUCED LATENCY DRAM RLDRAM |
| MT49H8M32 | THERMISTOR PTC 100OHM 120DEG RAD |
| MT49H8M32FM | REDUCED LATENCY DRAM RLDRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT48V32M16S2FG-10 | 制造商:Micron Technology Inc 功能描述:32MX16 SSDRAM PLASTIC 2BOC 2.5V - Trays |
| MT48V32M16S2FG-8 ES | 制造商:Micron Technology Inc 功能描述:DRAM CHIP MOBILE SDRAM 512MBIT 2.5V 54FBGA - Bulk |
发布紧急采购，3分钟左右您将得到回复。