- 您现在的位置：买卖IC网 > PDF目录385639 > MT48V2M32LFFC (Micron Technology, Inc.) 512K x 32 x 4 banks 2.5V SDRAM(2.5V,512K x 32 x 4组同步动态RAM) PDF资料下载
参数资料
| 型号： | MT48V2M32LFFC |
| 厂商： | Micron Technology, Inc. |
| 英文描述： | 512K x 32 x 4 banks 2.5V SDRAM(2.5V,512K x 32 x 4组同步动态RAM) |
| 中文描述： | 为512k × 32 × 4银行2.5V的内存电压（2.5V，512K采样× 32 × 4组同步动态RAM）的 |
| 文件页数： | 9/50页 |
| 文件大小： | 1058K |
| 代理商： | MT48V2M32LFFC |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
9
64Mb: x32 SDRAM, 2.5V
BatRam_25V.p65 – Rev. 0.7, Pub. 2/01
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
64Mb: x32, 2.5V
SDRAM
PRELIMINARY
TRUTH TABLE 1 – COMMANDS AND DQM OPERATION
(Notes: 1)
NAME (FUNCTION)
COMMAND INHIBIT (NOP)
NO OPERATION (NOP)
ACTIVE (Select bank and activate row)
READ (Select bank and column, and start READ burst)
WRITE (Select bank and column, and start WRITE burst) L
BURST TERMINATE
PRECHARGE (Deactivate row in bank or banks)
AUTO REFRESH or SELF REFRESH
(Enter self refresh mode)
LOAD MODE REGISTER
Write Enable/Output Enable
Write Inhibit/Output High-Z
CS# RA S#CA S# WE# DQM
H
X
X
L
H
H
L
L
H
L
H
L
H
L
L
H
H
L
L
H
L
L
L
A DDR
X
X
Bank/Row
Bank/Col
Bank/Col
X
Code
X
DQs NOTES
X
X
X
X
Valid
Active
X
X
X
H
H
H
L
L
L
H
X
X
X
X
X
X
X
X
3
4
4
5
6, 7
L
–
–
L
–
–
L
–
–
L
–
–
X
L
H
Op-Code
–
–
X
2
8
8
Active
High-Z
appear following the Operation section; these tables
provide current state/next state information.
COMMANDS
Truth Table 1 provides a quick reference of avail-
able commands. This is followed by a written descrip-
tion of each command. Two additional Truth Tables
NOTE:
1. CKE is HIGH for all commands shown except SELF REFRESH.
2. A0–A10 define the op-code written to the Mode Register.
3. A0–A10 provide row address, BA0 and BA1 determine which bank is made active.
4. A0–A7 provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables
the auto precharge feature; BA0 and BA1 determine which bank is being read from or written to.
5. A10 LOW: BA0 and BA1 determine the bank being precharged. A10 HIGH: All banks precharged and BA or BA0 and BA1
are “ Don’t Care.”
6. This command is AUTO REFRESH if CKE is HIGH; SELF REFRESH if CKE is LOW.
7. Internal refresh counter controls row addressing; all inputs and I/Os are “ Don’t Care” except for CKE.
8. Activates or deactivates the DQs during WRITEs (zero-clock delay) and READs (two-clock delay). DQM0 controls DQ0–7,
DQM1 controls DQ8–15, DQM2 controls DQ16–23, and DQM3 controls DQ24–31.
相关PDF资料 |
PDF描述 |
|---|---|
| MT48V4M32LFFC | SYNCHRONOUS DRAM |
| MT49H16M16 | THERMISTOR PTC 100OHM 110DEG RAD |
| MT49H16M16FM | REDUCED LATENCY DRAM RLDRAM |
| MT49H8M32 | THERMISTOR PTC 100OHM 120DEG RAD |
| MT49H8M32FM | REDUCED LATENCY DRAM RLDRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT48V32M16S2FG-10 | 制造商:Micron Technology Inc 功能描述:32MX16 SSDRAM PLASTIC 2BOC 2.5V - Trays |
| MT48V32M16S2FG-8 ES | 制造商:Micron Technology Inc 功能描述:DRAM CHIP MOBILE SDRAM 512MBIT 2.5V 54FBGA - Bulk |
发布紧急采购，3分钟左右您将得到回复。