- 您现在的位置：买卖IC网 > PDF目录268181 > NAND01GR3B2CN6F (NUMONYX) 128M X 8 FLASH 1.8V PROM, 25000 ns, PDSO48 PDF资料下载
参数资料
| 型号： | NAND01GR3B2CN6F |
| 厂商： | NUMONYX |
| 元件分类： | PROM |
| 英文描述： | 128M X 8 FLASH 1.8V PROM, 25000 ns, PDSO48 |
| 封装： | 12 X 20 MM, ROHS COMPLIANT, PLASTIC, TSOP-48 |
| 文件页数： | 37/65页 |
| 文件大小： | 1473K |
| 代理商： | NAND01GR3B2CN6F |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
Software algorithms
NAND01G-B2C
8.3
Garbage collection
When a data page needs to be modified, it is faster to write to the first available page, and
the previous page is marked as invalid. After several updates it is necessary to remove
invalid pages to free some memory space.
To free this memory space and allow further program operations it is recommended to
implement a garbage collection algorithm. In a garbage collection software the valid pages
are copied into a free area and the block containing the invalid pages is erased (see
8.4
Wear-leveling algorithm
For write-intensive applications, it is recommended to implement a wear-leveling algorithm
to monitor and spread the number of write cycles per block.
In memories that do not use a wear-leveling algorithm not all blocks get used at the same
rate. Blocks with long-lived data do not endure as many write cycles as the blocks with
frequently-changed data.
The wear-leveling algorithm ensures that equal use is made of all the available write cycles
for each block. There are two wear-leveling levels:
●
First level wear-leveling, new data is programmed to the free blocks that have had the
fewest write cycles
●
Second level wear-leveling, long-lived data is copied to another block so that the
original block can be used for more frequently-changed data.
The second level wear-leveling is triggered when the difference between the maximum and
the minimum number of write cycles per block reaches a specific threshold.
8.5
Error correction code
Users must implement an error correction code (ECC) to identify and correct errors in data
stored in NAND flash memories. The ECC implemented must be able to correct 1 bit every
512 bytes. Sensible data stored in spare area must be covered by ECC as well.
8.6
Hardware simulation models
8.6.1
Behavioral simulation models
Denali Software Corporation models are platform independent functional models designed
to assist customers in performing entire system simulations (typical VHDL/Verilog). These
models describe the logic behavior and timings of NAND flash devices, and so allow
software to be developed before hardware.
8.6.2
IBIS simulation models
IBIS (I/O buffer information specification) models describe the behavior of the I/O buffers
and electrical characteristics of flash devices.
相关PDF资料 |
PDF描述 |
|---|---|
| NAND01GR3B3BV1T | 128M X 8 FLASH 1.8V PROM, 35 ns, PDSO48 |
| NAND01GR3B3CV6 | 128M X 8 FLASH 1.8V PROM, 35 ns, PDSO48 |
| NAND01GW3B2AN6F | 128M X 8 FLASH 3V PROM, 25000 ns, PDSO48 |
| NAND08GW3B2CZC1 | 1G X 8 FLASH 3V PROM, 35 ns, PBGA63 |
| NAND01GR3B3CZA1 | 128M X 8 FLASH 1.8V PROM, 35 ns, PBGA63 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NAND01GR3B2CWFD | 制造商:Micron Technology Inc 功能描述:NAND - Gel-pak, waffle pack, wafer, diced wafer on film |
| NAND01GR3B2CZA1 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory |
| NAND01GR3B2CZA1E | 制造商:NUMONYX 制造商全称:Numonyx B.V 功能描述:1-Gbit, 2-Gbit, 2112-byte/1056-word page, 1.8 V/3 V, NAND flash memory |
| NAND01GR3B2CZA1F | 制造商:NUMONYX 制造商全称:Numonyx B.V 功能描述:1-Gbit, 2-Gbit, 2112-byte/1056-word page, 1.8 V/3 V, NAND flash memory |
| NAND01GR3B2CZA6 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory |
发布紧急采购，3分钟左右您将得到回复。