参数资料
型号: PF38F40L0YUQ0
厂商: NUMONYX
元件分类: PROM
英文描述: 16M X 16 FLASH 1.8V PROM, PBGA88
封装: 8 X 11 MM, 1 MM HEIGHT, ROHS COMPLIANT, VFBGA-88
文件页数: 35/99页
文件大小: 1419K
代理商: PF38F40L0YUQ0
Intel StrataFlash Wireless Memory (L18)
Intel StrataFlash Wireless Memory (L18) with A/D-Multiplexed I/O
Datasheet
July 2006
40
Order Number: 313295-002US
9.1.4
Standby
When CE# is deasserted the device is deselected and placed in standby, substantially
reducing power consumption. In standby, the data outputs are placed in High-Z,
independent of the level placed on OE#. Standby current, ICCS, is the average current
measured over any 5 ms time interval, 5 μs after CE# is deasserted. During standby,
average current is measured over the same time interval 5 μs after CE# is deasserted.
When the device is deselected (while CE# is deasserted) during a program or erase
operation, it continues to consume active power until the program or erase operation is
completed.
9.1.5
Reset
As with any automated device, it is important to assert RST# when the system is reset.
When the system comes out of reset, the system processor attempts to read from the
flash memory if it is the system boot device. If a CPU reset occurs with no flash
memory reset, improper CPU initialization may occur because the flash memory may
be providing status information rather than array data. Intel flash memories allow
proper CPU initialization following a system reset through the use of the RST# input.
RST# should be controlled by the same low-true reset signal that resets the system
CPU.
After initial power-up or reset, the device defaults to asynchronous Read Array, and the
Status Register is set to 0x80. Asserting RST# de-energizes all internal circuits, and
places the output drivers in High-Z. When RST# is asserted, the device shuts down the
operation in progress, a process which takes a minimum amount of time to complete.
When RST# has been deasserted, the device is reset to asynchronous Read Array
state.
Note:
If RST# is asserted during a program or erase operation, the operation is terminated
and the memory contents at the aborted location (for a program) or block (for an
erase) are no longer valid, because the data may have been only partially written or
erased.
When returning from a reset (RST# deasserted), a minimum wait is required before the
initial read access outputs valid data. Also, a minimum delay is required after a reset
before a write cycle can be initiated. After this wake-up interval passes, normal
operation is restored. See Section 7.0, “AC Characteristics” on page 22 for details
about signal-timing.
9.2
Device Commands
Device operations are initiated by writing specific device commands to the Command
Several commands are used to modify array data including Word Program and Block
Erase commands. Writing either command to the CUI initiates a sequence of internally-
timed functions that culminate in the completion of the requested task. However, the
operation can be aborted by either asserting RST# or by issuing an appropriate
suspend command.
相关PDF资料
PDF描述
PF50WIW2K-3.5VF-W6 SINGLE COLOR LED, INCAND WHITE
PD50WO3K-28V-T SINGLE COLOR LED, SUPER ORANGE
PD50WR3K-24V-W6 SINGLE COLOR LED, ULTRA RED
PF50WAG6K-240VAC-W6 SINGLE COLOR LED, AQUA GREEN
PF50WW1K-12V-W6 SINGLE COLOR LED, COOL WHITE
相关代理商/技术参数
参数描述
PF38F4470LLYBBEA 制造商:Micron Technology Inc 功能描述:256LCR/256LCR/256SD SCSP 1.8 X16D LF - Trays
PF38F5050M0Y0CFA 制造商:Micron Technology Inc 功能描述:512BA/64PS SCSP 1.8 LF MICRON - Trays
PF38F5050M0Y0CFB 制造商:Micron Technology Inc 功能描述:512BA/64PS SCSP 1.8 LF MICRON - Tape and Reel
PF38F5050M0Y0CGA 制造商:Micron Technology Inc 功能描述:512BA/64PS SCSP 1.8 LF MICRON - Trays
PF38F5060M0Y0BEA 功能描述:IC FLASH 512MBIT 133MHZ 105SCSP RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:32K (4K x 8) 速度:100kHz,400kHz 接口:I²C,2 线串口 电源电压:2.5 V ~ 5.5 V 工作温度:-40°C ~ 125°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR) 其它名称:CAV24C32WE-GT3OSTR