- 您现在的位置：买卖IC网 > PDF目录192292 > S19237PB13 (APPLIEDMICRO INC) TRANSCEIVER, PBGA255 PDF资料下载
参数资料
| 型号： | S19237PB13 |
| 厂商： | APPLIEDMICRO INC |
| 元件分类： | 数字传输电路 |
| 英文描述： | TRANSCEIVER, PBGA255 |
| 封装： | PLASTIC, BGA-255 |
| 文件页数： | 17/60页 |
| 文件大小： | 1418K |
| 代理商： | S19237PB13 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
24
DS1454
AMCC Confidential and Proprietary
S19237 – SONET STS-192/10GbE CMOS Transceiver
with ISI Compensation
Data Sheet
Each transition of TERM_COUNT signal indicates that
the terminal count has been reached. This signal is ini-
tially set low upon RSTB or when TX_BIST_EN/
RX_BIST_EN are activated. The TERM_COUNT
makes a low to high transition when the first terminal
count is reached. A transition on TERM_COUNT will
set the BER_COUNT[9:0] register to zero depending
upon the BER_RSTB setting. When BER_RSTB is
active (high), BER_OUT[9:0] is not reset after each
terminal count, but instead continues to accrue errors.
The BER_OVERFLOW output will indicate if the
BER_COUNT[9:0] has overflowed. When t he
BER_OVERFLOW goes active, the bit error rate range
select (BER_SELECT[1:0]) needs to be changed. This
signal is active high and is latched high. This signal
mo nito rs the RX c hec ker co un t whe n the
RX_BIST_EN is active and TX checker count when
TX_BIST_EN is active.
MDIO Bus and Address Register
S19237 uses a simple bi-directional two-wire bus for
efficient inter-IC control. This bus reads from and
writes into most of the S19237 control logic. The fol-
lowing are some important features of MDIO bus:
The S19237 has a unique address on the bus
and a simple master/slave relation exists at all
times.
Only two bus lines are required; a Manage-
ment Data Input/Output line (MDIO) and a
Management Data Control line (MDC).
The register mapping has been outlined below. The
serial port interface is based on the IEEE802.3u MII
Management Interface standard. Communication
occurs across two wires and is formatted in frames.
The two wires are clock (MDC) and data (MDIO).
There is no preamble required before a frame as
described in the IEEE standard. At the rising edge of
RSTB, the S19237 loads the device address into a
register from the ADDRESS[4:0] pins and uses it to
decode accesses to its registers. The ADDRESS[4:0]
default is defined by the user. These address bits are
used to uniquely identify each S19237 device if multi-
ple S19237 devices are controlled by a single
microprocessor. Because there are five address lines,
25 = 32 S19237 devices that can be configured by a
single microprocessor. A frame is formatted as shown
in Table 13.
Start of frame: Start of frame is indicated by 01
pattern.
Operation code: For read transaction, 10; For write
transaction, 01.
Device Address: The S19237 compares the five
address bits of device address to the latched address
bits. If they are equal, the S19237 proceeds with the
access. If they are not equal, the S19237 ignores the
access and does not drive the MDIO signal.
Register address: This field is used to select the reg-
isters to be accessed.
Turnaround: The two bits between address field and
data field are used to avoid contention on the MDIO
during a read transaction. For a read transaction,
MDIO should be in tri-state for the first cycle of the
turnaround. The S19237 drives zero during the sec-
ond cycle of the turnaround. For a write transaction,
the system should drive one during the first cycle of
the turnaround and zero during the second cycle of the
turnaround.
Data field: Bits 15:8 are always zero. Bits 7:0 contain
the contents of the selected register. On reads,
reserved register bits will be zero. The first bit transmit-
ted is bit 15.
Idle condition: A final clock puts MDIO back in an idle
state (MDIO is tri-stated and pulled-up).
Table 13. Serial Port Frame Format
START OF
FRAME
OPERATION
CODE
DEVICE
ADDRESS
REGISTER
ADDRESS
TURN
AROUND
DATA
IDLE
Read
01
10
AAAAA
RRRRR
Z0
00000000DDDDDDDD
Z
Write
01
AAAAA
RRRRR
10
00000000DDDDDDDD
Z
相关PDF资料 |
PDF描述 |
|---|---|
| S1950E-FREQ-OUT25 | CRYSTAL OSCILLATOR, CLOCK, 80 MHz - 125 MHz, ACMOS OUTPUT |
| S1F78100Y2A0 | 6 V FIXED POSITIVE REGULATOR, PSSO3 |
| S1F78100Y2B0 | 5 V FIXED POSITIVE REGULATOR, PSSO3 |
| S1F78100Y2C0 | 3.2 V FIXED POSITIVE REGULATOR, PSSO3 |
| S1F78100Y2F0 | 2.2 V FIXED POSITIVE REGULATOR, PSSO3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S19237PB13-2 | 制造商:AppliedMicro 功能描述: |
| S19237PBICC | 制造商:AppliedMicro 功能描述:IC INTERFACE TRANSCEIVER LOW POWER CMOS 255 BGA 制造商:AMCC 功能描述: |
| S19238CBI | 制造商:AppliedMicro 功能描述: |
| S19250 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:STS-192 SONET/SDH/FEC/GbE/FC 16-bit Transceiver with EDC |
| S19250PBIC | 制造商:AppliedMicro 功能描述:10G SERDES EDC/SFI-4 |
发布紧急采购，3分钟左右您将得到回复。