- 您现在的位置：买卖IC网 > PDF目录192292 > S19237PB13 (APPLIEDMICRO INC) TRANSCEIVER, PBGA255 PDF资料下载
参数资料
| 型号： | S19237PB13 |
| 厂商： | APPLIEDMICRO INC |
| 元件分类： | 数字传输电路 |
| 英文描述： | TRANSCEIVER, PBGA255 |
| 封装： | PLASTIC, BGA-255 |
| 文件页数： | 39/60页 |
| 文件大小： | 1418K |
| 代理商： | S19237PB13 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
44
DS1454
AMCC Confidential and Proprietary
S19237 – SONET STS-192/10GbE CMOS Transceiver
with ISI Compensation
Data Sheet
Jgen jitter generation
TSD (RLPTIME Mode)
2
3
mUI
(RMS)
In-lock, integrated phase
noise of the external VCO
should be -54dBc or better
within 50 kHz to 80 MHz B.W.
10 Gigabit Ethernet Jitter Specifications
10 Gigabit Ethernet Jtol Jitter Tolerance
(SERDATIP/N)
0.015
UI
(RMS)
Random Jitter. Equalization
turned on and optimized
0.35
UI (p-p)
Deterministic Jitter. Equaliza-
tion turned on and optimized
See Figures 9
UI (p-p)
40 KHz < f < 10 LB
(Sinusoidal). Equalization
turned on and optimized
XFP (XFI) Jitter Specifications
Total Jitter (Receiver)
0.65
UI (p-p)
Equalization turned on and
optimized
Total Non-DDJ Jitter (Receiver)
0.45
UI (p-p)
Equalization turned on and
optimized
Sinusoidal Jitter Tolerance (Receiver)
Eye Mask X1 (Receiver)
0.325
UI
See Figure 15, X1=0.225 if
total non DDJ is measured
Eye Mask Y1 (Receiver)
55
mV
See Figure 15.
Eye Mask Y2 (Receiver)
525
mV
See Figure 15.
Deterministic Jitter TSD (Transmitter)
0.15
UI (p-p)
Normal Mode.
Total Jitter TSD (Transmitter)
0.30
UI (p-p)
Normal Mode.
Eye Mask X1 (Transmitter)
0.15
UI
See Figure 14.
Eye Mask X2 (Transmitter)
0.4
UI
See Figure 14.
Eye Mask Y1 (Transmitter)
180
mV
See Figure 14.
Eye Mask Y2 (Transmitter)
385
mV
See Figure 14.
Jgen jitter generation
TSD (Normal Mode with 622.08 MHz
CSU_REFCLK)
2
2.5
mUI
(RMS)
In-lock, 50kHz to 8MHz B.W.
From 9.9 GHz to 10.709 GHz
Jgen jitter generation
TSD (Normal Mode with 155.52 MHz
CSU_REFCLK)
4
4.5
mUI
(RMS)
In-lock, 50kHz to 8MHz B.W.
From 9.9 GHz to 10.709 GHz
Reference Clock Specifications
Receive Reference clock frequency toler-
ance (CRU_REFCLK)
-100
+100
ppm
± 20 ppm is required to meet
SONET output frequency
specification.
Table 22. Performance Specifications (Continued)
Parameter
Min
Typ
Max
Units
Conditions
相关PDF资料 |
PDF描述 |
|---|---|
| S1950E-FREQ-OUT25 | CRYSTAL OSCILLATOR, CLOCK, 80 MHz - 125 MHz, ACMOS OUTPUT |
| S1F78100Y2A0 | 6 V FIXED POSITIVE REGULATOR, PSSO3 |
| S1F78100Y2B0 | 5 V FIXED POSITIVE REGULATOR, PSSO3 |
| S1F78100Y2C0 | 3.2 V FIXED POSITIVE REGULATOR, PSSO3 |
| S1F78100Y2F0 | 2.2 V FIXED POSITIVE REGULATOR, PSSO3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S19237PB13-2 | 制造商:AppliedMicro 功能描述: |
| S19237PBICC | 制造商:AppliedMicro 功能描述:IC INTERFACE TRANSCEIVER LOW POWER CMOS 255 BGA 制造商:AMCC 功能描述: |
| S19238CBI | 制造商:AppliedMicro 功能描述: |
| S19250 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:STS-192 SONET/SDH/FEC/GbE/FC 16-bit Transceiver with EDC |
| S19250PBIC | 制造商:AppliedMicro 功能描述:10G SERDES EDC/SFI-4 |
发布紧急采购，3分钟左右您将得到回复。