- 您现在的位置：买卖IC网 > PDF目录192292 > S19237PB13 (APPLIEDMICRO INC) TRANSCEIVER, PBGA255 PDF资料下载
参数资料
| 型号： | S19237PB13 |
| 厂商： | APPLIEDMICRO INC |
| 元件分类： | 数字传输电路 |
| 英文描述： | TRANSCEIVER, PBGA255 |
| 封装： | PLASTIC, BGA-255 |
| 文件页数： | 38/60页 |
| 文件大小： | 1418K |
| 代理商： | S19237PB13 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页当前第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
S19237 – SONET STS-192/10GbE CMOS Transceiver
with ISI Compensation
AMCC Confidential and Proprietary
DS1454
43
Data Sheet
PERFORMANCE SPECIFICATIONS
Table 22. Performance Specifications
Parameter
Min
Typ
Max
Units
Conditions
CSU and CRU VCO Specifications
Nominal VCO Center Frequency (CSU
and CRU)
9.953
10.709
GHz
Frequency difference at which the receive
PLL goes out of lock (CRU_REFCLK
compared to the divided down VCO
clock). LOCKDET is de-asserted when
PLL goes out of lock.
± 350
± 600
ppm
Frequency difference at which receive
PLL goes into lock (CRU_REFCLK com-
pared to the divided down VCO clock).
LOCKDET is asserted 0.5 ms after PLL
goes into lock.
± 220
± 330
ppm
CRU Acquisition phase lock time
500
ms
After the release of RSTB,
with device already powered
up and with a valid
CRU_REFCLK. Guaranteed
but not tested.
SONET Jitter Specifications
SONET Jtol Jitter Tolerance
(SERDATIP/N)
with PAEQUADJ[2:0] = 0,0,0
See Figures
UI (p-p)
10 Hz – 2.4 kHz
(Sinusoidal)
UI (p-p)
2.4 kHz – 24 kHz
(Sinusoidal)
UI (p-p)
24 kHz – 400 kHz
(Sinusoidal)
UI (p-p)
400 kHz – 4 MHz
(Sinusoidal)
UI (p-p)
4 MHz–80 MHz (Sinusoidal)
SONET spec of 0.15 UI is met
across the entire range of
9.95 to 10.709 GHz
SONET Jtr jitter transfer
Internal RSCLK to TSD in RLPTIME
mode with the use of external VCO
See
dB
0 Hz – 120 kHz
dB
> 120 kHz*
Jgen jitter generation
TSD (Normal Mode with 622.08 MHz
CSU_REFCLK)
2
3
mUI
(RMS)
In-lock, for 50 kHz to 80 MHz
B.W.
Jgen Jitter Generation
TSD (Normal Mode with 155.52 MHz
CSU_REFCLK)
4
5
mUI
(RMS)
In-lock, for 50 kHz to 80 MHz
B.W.
* The performance specification is only valid from 0 C to 85 C
相关PDF资料 |
PDF描述 |
|---|---|
| S1950E-FREQ-OUT25 | CRYSTAL OSCILLATOR, CLOCK, 80 MHz - 125 MHz, ACMOS OUTPUT |
| S1F78100Y2A0 | 6 V FIXED POSITIVE REGULATOR, PSSO3 |
| S1F78100Y2B0 | 5 V FIXED POSITIVE REGULATOR, PSSO3 |
| S1F78100Y2C0 | 3.2 V FIXED POSITIVE REGULATOR, PSSO3 |
| S1F78100Y2F0 | 2.2 V FIXED POSITIVE REGULATOR, PSSO3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S19237PB13-2 | 制造商:AppliedMicro 功能描述: |
| S19237PBICC | 制造商:AppliedMicro 功能描述:IC INTERFACE TRANSCEIVER LOW POWER CMOS 255 BGA 制造商:AMCC 功能描述: |
| S19238CBI | 制造商:AppliedMicro 功能描述: |
| S19250 | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:STS-192 SONET/SDH/FEC/GbE/FC 16-bit Transceiver with EDC |
| S19250PBIC | 制造商:AppliedMicro 功能描述:10G SERDES EDC/SFI-4 |
发布紧急采购，3分钟左右您将得到回复。